- 您现在的位置：买卖IC网 > PDF目录68457 > W3H64M72E-ESM (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM, PBGA208 PDF资料下载
参数资料
| 型号： | W3H64M72E-ESM |
| 厂商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分类： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM, PBGA208 |
| 封装： | 17 X 23 MM, 1 MM PITCH, PLASTIC, BGA-208 |
| 文件页数： | 18/30页 |
| 文件大小： | 999K |
| 代理商： | W3H64M72E-ESM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
W3H64M72E-XSBX
25
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
December 2006
Rev. 2
ADVANCED*
White Electronic Designs Corp. reserves the right to change products or specications without notice.
AC TIMING PARAMETERS
-55°C ≤ TA < +125°C; VCCQ = + 1.8V ± 0.1V, VCC = +1.8V ± 0.1V
Parameter
Symbol
533Mbs CL4
400Mbs CL3
Unit
Min
Max
Min
Max
Clock
Clock cycle time
CL=4
t
CK(4)
3,750
8,000
5,000
8,000
ps
CL=3
t
CK(3)
5,000
8,000
5,000
8,000
ps
CK high-level width
t
CH
0.48
0.52
0.48
0.52
tCK
CK low-level width
t
CL
0.48
0.52
0.48
0.52
tCK
Half clock period
t
HP
MIN (tCH, tCL)
MIN (tCH, tCL)ps
Clock
(absolute)
Absolute tCK
t
CKabs
t
CKAVG
(MIN)+ tJITPER
(MIN)
t
CKAVG
(MAX)+ tJITPER
(MAX)
t
CKAVG
(MIN)+ tJITPER
(MIN)
t
CKAVG
(MAX)+ tJITPER
(MAX)
ps
Absolute CK high-level width
t
CHabs
t
CKAVG
(MIN)* tCHAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CHAVG
(MAX)+ tJITDTY
(MAX)
t
CKAVG
(MIN)* tCHAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)* tCHAVG
(MAX)+ tJITDTY
(MAX)
ps
Absolute CK low-level width
t
CLabs
t
CKAVG
(MIN)*
t
CLAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CLAVG
(MAX)+ tJITDTY
(MAX)
t
CKAVG
(MIN)*
t
CLAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CLAVG
(MAX)+ tJITDTY
(MAX)
ps
Clock
Jitter
Clock jitter - period
t
JITPER
-125
125
-125
125
ps
Clock jitter - half period
t
JITDUTY
-125
125
-125
125
ps
Clock jitter - cycle to cycle
t
JITCC
250
ps
Cumulative jitter error, 2 cycles
t
ERR2per
-175
175
-175
175
ps
Cumulative jitter error, 3 cycles
t
ERR3per
-225
225
-225
225
ps
Cumulative jitter error, 4 cycles
t
ERR4per
-250
250
-250
250
ps
Cumulative jitter error, 5 cycles
t
ERR5per
-250
250
-250
250
ps
Cumulative jitter error, 6-10 cycles
t
ERR6-10per
-350
350
-350
350
ps
Cumulative jitter error, 11-50 cycles
t
ERR11-50per
-450
450
-450
450
ps
相关PDF资料 |
PDF描述 |
|---|---|
| W3H64M72E-SBC | 64M X 72 DDR DRAM, PBGA208 |
| W3H64M72E-400ESC | 64M X 72 DDR DRAM, 0.6 ns, PBGA208 |
| W3H64M72E-667ES | 64M X 72 DDR DRAM, PBGA208 |
| W3HG128M64EEU534D4IMG | 128M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 |
| W3HG128M64EEU806D4SG | 128M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W3H64M72E-SB | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-SBC | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-SBI | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-SBM | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-XSBX | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
发布紧急采购，3分钟左右您将得到回复。