参数资料
型号: W3HG264M72EER806AD7MG
厂商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分类: DRAM
英文描述: 128M X 72 DDR DRAM MODULE, DMA244
封装: ROHS COMPLIANT, MINIDIMM-244
文件页数: 12/14页
文件大小: 211K
代理商: W3HG264M72EER806AD7MG
W3HG264M72EER-AD7
December 2005
Rev. 0
ADVANCED
7
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
AC TIMING PARAMETERS
0°C ≤ TCASE < +85°C; VCCQ = + 1.8V ± 0.1V, VCC = +1.8V ± 0.1V
AC CHARACTERISTICS
806
667
534
403
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
Notes
Clock
Clock cycle time
CL = 6
tCK (6)
TBD
ps
16, 24
CL = 5
tCK (5)
TBD
3,000
8,000
ps
16, 24
CL = 4
tCK (4)
TBD
3,750
8,000
3,750
8,000
5,000
8,000
ps
16, 24
CL = 3
tCK (3)
TBD
5,000
8,000
5,000
8,000
5,000
8,000
ps
16, 24
CK high-level width
tCH
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
18
CK low-level width
tCL
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
18
Half clock period
tHP
TBD
MIN
(tCH,
tCL)
MIN
(tCH,
tCL)
MIN
(tCH,
tCL)
ps
19
Data
DQ output access time from CK/CK#
tAC
TBD
-450
+450
-500
+500
-600
+600
ps
Data-out high-impedance window from
CK/CK#
tHZ
TBD
tAC
(MAX)
tAC
MAX
tAC
MAX
ps
8, 9
Data-out low-impedance window from CK/CK#
tLZ
TBD
tAC
(MIN)
tAC
(MAX)
tAC
(MIN)
tAC
(MAX)
tAC
(MIN)
tAC
(MAX)
ps
8, 10
DQ and DM input setup time relative to DQS
tDSa
TBD
100
ps
7, 15,
21
DQ and DM input hold time relative to DQS
tDHa
TBD
175
225
275
ps
7, 15,
21
DQ and DM input setup time relative to DQS
tDSb
TBD
100
150
tCK
7, 15,
21
DQ and DM input hold time relative to DQS
tQHb
TBD
175
225
275
ps
7, 15,
21
DQ…DQS hold, DQS to rst DQ to go
nonvalid, per access relative to DQS
tDIPW
TBD
0.35
ps
Data hold skew factor
tQHS
TBD
340
400
450
DQ–DQS hold, DQS to rst DQ to go nonvalid,
per access
tQH
TBD
tHP-
tQHS
tHP-
tQHS
tHP-
tQHS
15, 17
Data valid output window (DVW)
tDVW
TBD
tQH-
tDQSQ
tQH-
tDQSQ
tQH-
tDQSQ
15, 17
Data
Strobe
DQS input high pulse width
tDQSH
TBD
0.35
tCK
DQS input low pulse width
tDQSL
TBD
0.35
tCK
DQS output access time from CK/CK#
tDQSCK
TBD
-400
+400
-450
+450
-500
+500
ps
DQS falling edge to CK rising– setup time
tDSS
TBD
0.2
tCK
DQS falling edge from CK rising – hold time
tDSH
TBD
0.2
tCK
DQS–DQ skew, DQS to last DQ valid, per
group, per access
tDQSQ
TBD
240
300
350
ps
15, 17
DQS read preamble
tRPRE
TBD
0.9
1.1
0.9
1.1
0.9
1.1
tCK
35
NOTE:
AC specication is based on MICRON components. Other DRAM manufactures specication may be different.
相关PDF资料
PDF描述
W7NCF01GH21ISBCG 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF256H30IS7DG 16M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
WED3DG7266V7D1-MG 64M X 72 SYNCHRONOUS DRAM MODULE, ZMA144
WED7G385ATA33XDI25 192M X 16 FLASH 3.3V PROM MODULE, DMA144
WMF256K8-120FEI5A 256K X 8 FLASH 5V PROM, 120 ns, CDFP32
相关代理商/技术参数
参数描述
W3HG264M72EER806AD7XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER-AD7 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EERXXXAD7MG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EERXXXAD7SG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG64M72EER403AD7XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM