参数资料
型号: W964A6BBN70E
厂商: WINBOND ELECTRONICS CORP
元件分类: SRAM
英文描述: 1M X 16 PSEUDO STATIC RAM, 65 ns, PBGA48
封装: 6 X 8 MM, 0.75 MM PITCH, TFBGA-48
文件页数: 2/29页
文件大小: 954K
代理商: W964A6BBN70E
W964A6BBN
Read Operation, Continued
Notes:
*1: The output load is 30 pF.
*2: The output load is 5 pF.
*3: The tCE is applicable if OE is brought to Low before CE1 goes Low and is also applicable if actual value of both or
either tASO or tCLOL is shorter than specified value.
*4: Applicable if OE is brought to Low before CE1 goes Low.
*5: The tASO, tCLOL(min.) and tOP(min.) are reference values when the access time is determined by tOE. If actual value of
each parameter is shorter than specified minimum value, tOE become longer by the amount of subtracting actual
value from specified minimum value.
For example, if actual tASO, tASO(actual), is shorter than specified minimum value, tASO(min), during OE control
access (ie., CE1 stays Low), the tOE become tOE(max.) + tASO(min) - tASO(actual).
*6: The tASO[ABS] and tOP[ABS] is the absolute minimum value during OE control access.
*7: If actual value of either tCLOL or tOP is shorter than specified minimum value, both tOLAH and tOLCH become tRC(min.) -
tCLOL(actual) or tRC(min.) - tOP(actual).
*8: Maximum value is applicable if CE1 is kept at low.
- 10 -
相关PDF资料
PDF描述
W964L6ABN70E 1M X 16 PSEUDO STATIC RAM, 65 ns, PBGA48
W964L6ABN70I 1M X 16 PSEUDO STATIC RAM, 65 ns, PBGA48
W971GG6JB-25A 64M X 16 DDR DRAM, 0.4 ns, PBGA84
W971GG8JB-25 DDR DRAM, PBGA60
W9725G8JB-25I DDR DRAM, PBGA84
相关代理商/技术参数
参数描述
W964B6BBN 制造商:WINBOND 制造商全称:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM
W964B6BBN70 制造商:WINBOND 制造商全称:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM
W964B6BBN70E 制造商:WINBOND 制造商全称:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM
W964B6BBN70O 制造商:WINBOND 制造商全称:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM
W964B6BBN80 制造商:WINBOND 制造商全称:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM