- 您现在的位置：买卖IC网 > PDF目录276910 > W986416EH-7 (WINBOND ELECTRONICS CORP) 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PDSO54 PDF资料下载
参数资料
| 型号： | W986416EH-7 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PDSO54 |
| 封装： | 0.400 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件页数： | 48/48页 |
| 文件大小： | 1251K |
| 代理商： | W986416EH-7 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页
W986416EH/W9864G6EH
Publication ReleaseMay 5, 2005
- 9 -
Revision A07
7.11 Burst Stop Command
A Burst Stop Command may be used to terminate the existing burst operation but leave the bank
open for future Read or Write Commands to the same page of the active bank, if the burst length is full
page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop
Command is defined by having RAS and CAS high with CS and WE low at the rising edge of
the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS
Latency in a burst read cycle, interrupted by Burst Stop. If a Burst Stop Command is issued during a
full page burst write operation, then any residual data from the burst write cycle will be ignored.
7.12 Addressing Sequence of Sequential Mode
A column access is performed by increasing the address from the column address which is input to
the device. The disturb address is varied by the Burst Length as shown in Table 2.
Table 2 Address Sequence of Sequential Mode
DATA
ACCESS ADDRESS
BURST LENGTH
Data 0
n
BL = 2 (disturb address is A0)
Data 1
n + 1
No address carry from A0 to A1
Data 2
n + 2
BL = 4 (disturb addresses are A0 and A1)
Data 3
n + 3
No address carry from A1 to A2
Data 4
n + 4
Data 5
n + 5
BL = 8 (disturb addresses are A0, A1 and A2)
Data 6
n + 6
No address carry from A2 to A3
Data 7
n + 7
7.13 Addressing Sequence of Interleave Mode
A column access is started in the input column address and is performed by inverting the address bit
in the sequence shown in Table 3.
Table 3 Address Sequence of Interleave Mode
DATA
ACCESS ADDRESS
BUST LENGTH
Data 0
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 2
Data 1
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 2
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 4
Data 3
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 4
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 8
Data 5
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 6
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 7
A8 A7 A6 A5 A4 A3 A2 A1 A0
相关PDF资料 |
PDF描述 |
|---|---|
| WS128K32-20HSI | 512K X 8 MULTI DEVICE SRAM MODULE, 20 ns, CHIP66 |
| WS512K32N-100H2M | 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, HIP66 |
| WMF128K8-70DEC5A | 128K X 8 FLASH 5V PROM, 70 ns, CDSO32 |
| WMF128K8-70CLM5 | 128K X 8 FLASH 5V PROM, 70 ns, CQCC32 |
| WS512K32NV-100G2TI | 512K X 32 MULTI DEVICE SRAM MODULE, 100 ns, CQMA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W986432AH | 制造商:WINBOND 制造商全称:Winbond 功能描述:512K x 4 BANKS x 32 BITS SDRAM |
| W986432AH-55 | 制造商:WINBOND 制造商全称:Winbond 功能描述:x32 SDRAM |
| W986432AH-6 | 制造商:WINBOND 制造商全称:Winbond 功能描述:x32 SDRAM |
| W986432AH-7 | 制造商:WINBOND 制造商全称:Winbond 功能描述:x32 SDRAM |
| W986432AH-8 | 制造商:WINBOND 制造商全称:Winbond 功能描述:x32 SDRAM |
发布紧急采购，3分钟左右您将得到回复。