- 您现在的位置：买卖IC网 > PDF目录68569 > WED3DL644V8BC (WHITE ELECTRONIC DESIGNS CORP) 4M X 64 SYNCHRONOUS DRAM, 6 ns, PBGA153 PDF资料下载
参数资料
| 型号： | WED3DL644V8BC |
| 厂商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 64 SYNCHRONOUS DRAM, 6 ns, PBGA153 |
| 封装： | 17 X 23 MM, BGA-153 |
| 文件页数： | 26/28页 |
| 文件大小： | 918K |
| 代理商： | WED3DL644V8BC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页
7
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
WED3DL644V
August 2005
Rev. 6
NOTES:
1.
All of the SDRAM operations are dened by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.
2.
During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
3.
During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock
delay is required for mode entry and exit.
4.
The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled
and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is
prohibited (zero clock latency).
5.
All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations, therefore the device can’t
remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode entry and exit.
Function
CKE
CE#
RAS#
CAS#
WE#
DQM
BA0-1
A10/AP
A9-0
A11
Notes
Previous
Cycle
Current
Cycle
Register
Mode Register Set
H
X
L
X
OP CODE
Refresh
Auto Refresh (CBR)
H
L
H
X
Entry Self Refresh
H
L
H
X
Precharge
Single Bank Precharge
H
X
L
H
L
X
BA
L
X
Precharge all Banks
H
X
L
H
L
X
H
X
Bank Activate
H
X
L
H
X
BA
Row Address
Write
H
X
L
H
L
X
BA
L
Column
Write with Auto Precharge
H
X
L
H
L
X
BA
H
Column
Read
H
X
L
H
L
X
BA
L
Column
Read with Auto Precharge
H
X
L
H
L
H
X
BA
H
Column
Burst Termination
H
X
L
H
L
X
2
No Operation
H
X
L
H
X
Device Deselect
H
X
H
X
Clock Suspend/Standby Mode
L
X
3
Data Write/Output Disable
H
X
L
X
4
Data Mask/Output Disable
H
X
H
X
4
Power Down Mode
Entry
X
L
H
X
5
Exit
X
H
X
5
COMMAND TRUTH TABLE
相关PDF资料 |
PDF描述 |
|---|---|
| WED3EG6432S262D3C | 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WED3EG6432S202D3C | 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WED3EG7218S262D3 | 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WED3EG7218S262JD3 | 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WED3EG7232S202D3G | 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WED3DL644V8BI | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM |
| WED3DL644V-BC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM MCP |
| WED3EG6417S202D4 | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:128MB - 16Mx64 DDR SDRAM UNBUFFERED |
| WED3EG6417S262D4 | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:128MB - 16Mx64 DDR SDRAM UNBUFFERED |
| WED3EG6417S265D4 | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:128MB - 16Mx64 DDR SDRAM UNBUFFERED |
发布紧急采购，3分钟左右您将得到回复。