收藏本站
参数资料
型号： WJLXT971ALC.A4SE001
厂商： CORTINA SYSTEMS INC
元件分类： 网络接口
英文描述： DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装： LEAD FREE, LQFP-64
文件页数： 25/116页
文件大小： 1172K
代理商： WJLXT971ALC.A4SE001
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
16
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
2.0
Signal Descriptions
Note: Intel recommends that all inputs and multi-function pins be tied to the inactive states and all
outputs be left floating, if unused.
Table 2. LXT971A MII Signal Descriptions
PBGA
Pin#
LQFP
Pin#
Symbol
Type1
Signal Description
Data Interface Pins
A3
B3
C4
A4
60
59
58
57
TXD3
TXD2
TXD1
TXD0
I
Transmit Data. TXD is a bundle of parallel data signals that are
driven by the MAC. TXD<3:0> transitions synchronously with
respect to the TX_CLK. TXD<0> is the least significant bit.
B4
56
TX_EN
I
Transmit Enable. The MAC asserts this signal when it drives valid
data on TXD. This signal must be synchronized to TX_CLK.
C5
55
TX_CLK
O
Transmit Clock. TX_CLK is sourced by the PHY in both 10 and
100 Mbps operations.
2.5 MHz for 10 Mbps operation, 25 MHz for 100 Mbps operation.
D6
C8
B8
A8
45
46
47
48
RXD3
RXD2
RXD1
RXD0
O
Receive Data. RXD is a bundle of parallel signals that transition
synchronously with respect to the RX_CLK. RXD<0> is the least
significant bit.
A7
49
RX_DV
O
Receive Data Valid. The LXT971A asserts this signal when it drives
valid data on RXD. This output is synchronous to RX_CLK.
A5
53
RX_ER
O
Receive Error. Signals a receive error condition has occurred.
This output is synchronous to RX_CLK.
B5
54
TX_ER
I
Transmit Error. Signals a transmit error condition. This signal must
be synchronized to TX_CLK.
B6
52
RX_CLK
O
Receive Clock. 25 MHz for 100 Mbps operation, 2.5 MHz for
10 Mbps operation. Refer to “Clock Requirements” on page 26 in
Section 3.0, “Functional Description”.
B2
62
COL
O
Collision Detected. The LXT971A asserts this output when a
collision is detected. This output remains High for the duration of the
collision. This signal is asynchronous and is inactive during full-
duplex operation.
A2
63
CRS
O
Carrier Sense. During half-duplex operation (Register bit 0.8 = 0),
the LXT971A asserts this output when either transmitting or
receiving data packets. During full-duplex operation (Register bit 0.8
= 1), CRS is asserted only during receive. CRS assertion is
asynchronous with respect to RX_CLK. CRS is de-asserted on loss
of carrier, synchronous to RX_CLK.
1. Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain
相关PDF资料
PDF描述
WJLXT971ALE.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT971ALE.A4 功能描述:IC XCVR 3V 2-SPEED ETHER 64LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT971ALE.A4-857343 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:发射器 驱动器/接收器数:4/0 规程:RS422，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT971ALE.A4-857346 制造商:Cortina Systems Inc 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP T/R
WJLXT971CA4 制造商:Intel 功能描述:
WJLXT972ALC.A4 功能描述:IC TRANS 3.3V ETHERNET 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*