参数资料
型号: WJLXT971ALC.A4SE001
厂商: CORTINA SYSTEMS INC
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: LEAD FREE, LQFP-64
文件页数: 56/116页
文件大小: 1172K
代理商: WJLXT971ALC.A4SE001
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
44
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
3.8.4
10BASE-T Link Integrity Test
In 10BASE-T mode, the LXT971A always transmits link pulses. When the Link Integrity Test
function is enabled (the normal configuration), it monitors the connection for link pulses. Once link
pulses are detected, data transmission is enabled and remains enabled as long as either the link
pulses or data transmission continue. If the link pulses stop, the data transmission is disabled.
If the Link Integrity Test function is disabled, the LXT971A transmits to the connection regardless
of detected link pulses. The Link Integrity Test function can be disabled by setting Register bit
16.14 = 1.
3.8.4.1
Link Failure
Link failure occurs if the Link Integrity Test is enabled and link pulses or packets stop being
received. If this condition occurs, the LXT971A returns to the auto-negotiation phase if auto-
negotiation is enabled. If the Link Integrity Test function is disabled by setting Register bit
16.14 = 1 in the Configuration Register, the LXT971A transmits packets, regardless of link status.
3.8.5
10BASE-T SQE (Heartbeat)
By default, the Signal Quality Error (SQE) or heartbeat function is disabled on the LXT971A. To
enable this function, set Register bit 16.9 = 1. When this function is enabled, the LXT971A asserts
its COL output for 5-15 BT after each packet. See Figure 35 on page 67 for SQE timing
parameters.
3.8.6
10BASE-T Jabber
If a transmission exceeds the jabber timer, the LXT971A disables the transmit and loopback
functions. See Figure 34 on page 67 for jabber timing parameters.
The LXT971A automatically exits jabber mode after the unjabber time has expired. This function
can be disabled by setting Register bit 16.10 = 1.
3.8.7
10BASE-T Polarity Correction
The LXT971A automatically detects and corrects for the condition where the receive signal
(TPFIP/N) is inverted. Reversed polarity is detected if eight inverted link pulses, or four inverted
end-of-frame (EOF) markers, are received consecutively. If link pulses or data are not received by
the maximum receive time-out period (96-128 ms), the polarity state is reset to a non-inverted
state.
3.9
Monitoring Operations
3.9.1
Monitoring Auto-Negotiation
Auto-negotiation can be monitored as follows:
Register bit 17.7 is set to 1 once the auto-negotiation process is completed.
Register bits 1.2 and 17.10 are set to 1 once the link is established.
相关PDF资料
PDF描述
WJLXT971ALE.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT971ALE.A4 功能描述:IC XCVR 3V 2-SPEED ETHER 64LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT971ALE.A4-857343 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:发射器 驱动器/接收器数:4/0 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.154",3.90mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT971ALE.A4-857346 制造商:Cortina Systems Inc 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP T/R
WJLXT971CA4 制造商:Intel 功能描述:
WJLXT972ALC.A4 功能描述:IC TRANS 3.3V ETHERNET 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件