参数资料
型号: WJLXT972ALC.A4-857341
厂商: CORTINA SYSTEMS INC
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-64
文件页数: 15/80页
文件大小: 931K
代理商: WJLXT972ALC.A4-857341
Page 22
Cortina Systems LXT972A Single-Port 10/100 Mbps PHY Transceiver
LXT972A PHY
Datasheet
249186, Revision 5.2
13 September 2007
5.2 Network Media / Protocol
Support
calculation truncation errors found in traditional DSP-based receivers (typically complex
DSP engines with A/D converters). This results in improved receiver noise and cross-talk
performance.
The OSP signal processing scheme also requires substantially less computational logic
than traditional DSP-based designs. This lowers power consumption and also reduces the
logic switching noise generated by DSP engines. This logic switching noise can be a
considerable source of EMI generated on the device’s power supplies.
The OSP-based LXT972A PHY provides improved data recovery, EMI performance, and
low power consumption.
5.2
Network Media / Protocol Support
This section includes the following:
The LXT972A PHY supports both 10BASE-T and 100BASE-TX Ethernet over twisted-pair
5.2.1
10/100 Network Interface
The network interface port consists of two differential signal pairs. For specific pin
The LXT972A PHY output drivers can generate one of the following outputs:
100BASE-TX
10BASE-T
When not transmitting data, the LXT972A PHY generates IEEE 802.3-compliant link
pulses or idle code. Depending on the mode selected, input signals are decoded as one of
the following:
100BASE-TX
10BASE-T
Auto-negotiation/parallel detection or manual control is used to determine the speed of
this interface.
5.2.1.1
Twisted-Pair Interface
The LXT972A PHY supports either 100BASE-TX or 10BASE-T connections over 100
Ω,
Category 5
, Unshielded Twisted Pair (UTP) cable. When operating at 100 Mbps, the
LXT972A PHY continuously transmits and receives MLT3 symbols. When not transmitting
data, the LXT972A PHY generates “IDLE” symbols.
During 10 Mbps operation, Xilink* Manchester-encoded data is exchanged. When no data
is being exchanged, the line is left in an idle state. Link pulses are transmitted periodically
to keep the link up.
Only a transformer, RJ-45 connector, load resistor and bypass capacitors are required to
complete this interface. On the transmit side, the LXT972A PHY has an active internal
termination and does not require external termination resistors. Cortina’s waveshaping
technology shapes the outgoing signal to help reduce the need for external EMI filters.
Four slew rate settings allow the designer to match the output waveform to the magnetic
相关PDF资料
PDF描述
WJLXT972ALC.A4-857345 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT972MLC.A4 功能描述:IC TRANS 3.3V ETHERNET 48-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT972MLC.A4 S L7U9 制造商:Intel 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP
WJLXT972MLC.A4-864115 功能描述:TXRX ETH 10/100 SGL PORT 48-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT972MLCA4 制造商:Cortina Systems Inc 功能描述:
WJM1000 功能描述:射频模块 902-928 MHz US ISM EPC Class 1 Gen 2 RoHS:否 制造商:Linx Technologies 产品:Transceiver Modules 频带:902 MHz to 928 MHz 输出功率:- 15.5 dBm to + 12.5 dBm 接口类型:UART 工作电源电压:- 0.3 VDC to + 5.5 VDC 传输供电电流:38.1 mA 接收供电电流:22.7 mA 天线连接器类型:U.FL 最大工作温度:+ 85 C 尺寸:1.15 mm x 0.63 mm x 0.131 mm