参数资料
| 型号： | X40420S14I-CT1 |
| 厂商： | Intersil |
| 文件页数： | 14/25页 |
| 文件大小： | 0K |
| 描述： | IC VOLT MON DUAL SUP/SW 14-SOIC |
| 标准包装： | 2,500 |
| 类型： | 多压监控器 |
| 监视电压数目： | 2 |
| 输出： | 开路漏极，开路漏极 |
| 复位： | 高有效/低有效 |
| 复位超时： | 可调节/可选择 |
| 电压 - 阀值： | 1.6V，2.9V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 带卷 (TR) |
X40420, X40421
A similar operation called “Set Current Address” where
the device will perform this operation if a stop is issued
instead of the second start is shown in Figure 15. The
device will go into standby mode after the stop and all
bus activity will be ignored until a start is detected.
This operation loads the new address into the address
counter. The next Current Address Read operation will
read from the newly loaded address. This operation
could be useful if the master knows the next address it
needs to read, but is not ready for the data.
Sequential Read
SERIAL DEVICE ADDRESSING
Memory Address Map
CR, Control Register, CR7: CR0
Address: 1FF hex
FDR, Fault DetectionRegister, FDR7: FDR0
Address: 0FF hex
General Purpose Memory Organization, A8:A0
Address: 00h to 1FFh
General Purpose Memory Array Configuration
Sequential reads can be initiated as either a current
address read or random address read. The first Data
Byte is transmitted as with the other modes; however,
the master now responds with an acknowledge, indicat-
Memory Address
A8:A0
000h
0FFh
Lower 256 bytes
ing it requires additional data. The device continues to
output data for each acknowledge received. The master
terminates the read operation by not responding with an
100h
1FFh
Upper 256 bytes
Block Protect Option
acknowledge and then issuing a stop condition.
The data output is sequential, with the data from
address n followed by the data from address n + 1. The
address counter for read operations increments through
all page and column addresses, allowing the entire
memory contents to be serially read during one opera-
tion. At the end of the address space the counter “rolls
over” to address 0000 H and the device continues to out-
put data for each acknowledge received. See Figure 17
for the acknowledge and data transfer sequence.
Slave Address Byte
Following a start condition, the master must output a
Slave Address Byte. This byte consists of several parts:
– a device type identifier that is always “1010” when
accessing the array and “1011” when accessing the
control register and fault detection register.
– two bits of “0”.
– one bit that becomes the MSB of the memory
address X 4 .
– last bit of the slave command byte is a R/W bit. The
R/W bit of the Slave Address Byte defines the oper-
ation to be performed. When the R/W bit is a one,
then a read operation is selected. A zero selects a
write operation. See Figure 16.
Figure 14. Current Address Read Sequence
Signals from
the Master
S
t
a
r
t
Slave
Address
S
t
o
p
14
SDA Bus
Signals from
the Slave
1 0 1
0 0
1
A
C
K
Data
May 25, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| X40420S14I-C | IC VOLT MON DUAL SUP/SW 14-SOIC |
| X40420S14I-BT1 | IC VOLT MON DUAL SUP/SW 14-SOIC |
| MAX1585ETJ+T | IC DGTL CAM PWR-SUP 5CH 32TQFN |
| X40420S14I-B | IC VOLT MON DUAL SUP/SW 14-SOIC |
| MAX1584ETJ+T | IC DGTL CAM PWR-SUP 5CH 32TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X40420S14IZ-A | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.9V 3000UA 14SOIC - Rail/Tube |
| X40420S14IZ-AT1 | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.9V 3000UA 14SOIC - Tape and Reel 制造商:Intersil Corporation 功能描述:Supervisory Circuits DL VAGE CPU SUPS HI IND VTRIP1 4 6 |
| X40420S14IZ-B | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.6V 3000UA 14SOIC - Rail/Tube |
| X40420S14IZ-BT1 | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.6V 3000UA 14SOIC - Tape and Reel |
| X40420S14Z-A | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.9V 3000UA 14SOIC - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。