参数资料
| 型号： | X4643V8-2.7A |
| 厂商： | Intersil |
| 文件页数： | 6/21页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR CPU 64K EE 8-TSSOP |
| 标准包装： | 200 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 复位： | 低有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 2.92V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 管件 |
X4643, X4645
The state of the Control Register can be read at any
time by performing a random read at address FFFFh.
Only one byte is read by each register read operation.
The X4643/5 resets itself after the first byte is read.
The master should supply a stop condition to be con-
sistent with the bus protocol, but a stop is not required
to end this operation.
acknowledge will be issued after the Data Byte). The
WEL bit is set by writing a “1” to the WEL bit and
zeroes to the other bits of the control register. Once
set, WEL remains set until either it is reset to 0 (by
writing a “0” to the WEL bit and zeroes to the other bits
of the control register) or until the part powers up
again. Writes to the WEL bit do not cause a nonvolatile
7
6
5
4
3
2
1
0
write cycle, so the device is ready for the next opera-
tion immediately after the stop condition.
WPEN
WD1 WD0 BP1 BP0 RWEL WEL BP2
WD1, WD0: Watchdog Timer Bits
BP2, BP1, BP0: Block Protect Bits (Nonvolatile)
The Block Protect Bits, BP2, BP1 and BP0, determine
The bits WD1 and WD0 control the period of the
Watchdog Timer. The options are shown below.
which blocks of the array are write protected. A write to
a protected block of memory is ignored. The block pro-
tect bits will prevent write operations to the following
segments of the array.
Protected Addresses
WD1
0
0
1
WD0
0
1
0
Watchdog Time Out Period
1.4 seconds
600 milliseconds
200 milliseconds
(Size)
Array Lock
1
1
disabled (factory setting)
0
0
0
None (factory setting)
None
0
0
0
1
1
1
1
0
1
1
0
0
1
1
1
0
1
0
1
0
1
None
None
0000h - 1FFFh (8K bytes)
000h - 03Fh (64 bytes)
000h - 07Fh (128 bytes)
000h - 0FFh (256 bytes)
000h - 1FFh (512 bytes)
None
None
Full Array (All)
First Page (P1)
First 2 pgs (P2)
First 4 pgs (P4)
First 8 pgs (P8)
Write Protect Enable
These devices have an advanced block lock scheme
that protects one of five blocks of the array when
enabled. It provides hardware write protection through
the use of a WP pin and a nonvolatile Write Protect
Enable (WPEN) bit.
The Write Protect (WP) pin and the Write Protect
Enable (WPEN) bit in the Control Register control the
programmable Hardware Write Protect feature. Hard-
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to the
Control Register.
WEL: Write Enable Latch (Volatile)
The WEL bit controls the access to the memory and to
the Register during a write operation. This bit is a vola-
tile latch that powers up in the LOW (disabled) state.
While the WEL bit is LOW, writes to any address,
including any control registers will be ignored (no
Table 1. Write Protect Enable Bit and WP Pin Function
ware Write Protection is enabled when the WP pin and
the WPEN bit are HIGH and disabled when either the
WP pin or the WPEN bit is LOW. When the chip is
Hardware Write Protected, nonvolatile writes to the
block protected sections in the memory array cannot be
written and the block protect bits cannot be changed.
Only the sections of the memory array that are not
block protected can be written. Note that since the
WPEN bit is write protected, it cannot be changed
back to a LOW state; so write protection is enabled as
long as the WP pin is held HIGH.
Memory Array not
Memory Array
Block Protect
WP
LOW
HIGH
HIGH
WPEN
X
0
1
Block Protected
Writes OK
Writes OK
Writes OK
Block Protected
Writes Blocked
Writes Blocked
Writes Blocked
Bits
Writes OK
Writes OK
Writes Blocked
WPEN Bit
Writes OK
Writes OK
Writes Blocked
Protection
Software
Software
Hardware
6
FN8123.0
March 29, 2005
相关PDF资料 |
PDF描述 |
|---|---|
| EMM22DTMN-S664 | CONN EDGECARD 44POS R/A .156 |
| X4643V8-2.7 | IC SUPERVISOR CPU 64K EE 8-TSSOP |
| ECM28DSEN-S13 | CONN EDGECARD 56POS .156 EXTEND |
| TC1224-4.0VCTTR | IC REG LDO 4V .1A SOT23A-5 |
| X4643V8 | IC SUPERVISOR CPU 64K EE 8-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X4643V8-4.5A | 功能描述:IC SUPERVISOR CPU 64K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X4643V8I | 功能描述:IC SUPERVISOR CPU 64K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X4643V8I-2.7 | 功能描述:IC SUPERVISOR CPU 64K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X4643V8I-2.7A | 功能描述:IC SUPERVISOR CPU 64K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X4643V8I-4.5A | 功能描述:IC SUPERVISOR CPU 64K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。