参数资料
| 型号： | X5001V8I-2.7 |
| 厂商： | Intersil |
| 文件页数： | 5/20页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR CPU 8-TSSOP |
| 标准包装： | 100 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 复位： | 低有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 2.63V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 管件 |
X5001
PRINCIPLES OF OPERATION
Power-on Reset
Application of power to the X5001 activates a power-
on reset circuit. This circuit goes active at 1V and pulls
the RESET/RESET pin active. This signal prevents
the system microprocessor from starting to operate
with insufficient voltage or prior to stabilization of the
oscillator. When V CC exceeds the device V TRIP value
for 200ms (nominal) the circuit releases RESET,
allowing the processor to begin executing code.
Low Voltage Monitoring
During operation, the X5001 monitors the V CC level
and asserts RESET if supply voltage falls below a pre-
set minimum V TRIP . The RESET signal prevents the
microprocessor from operating in a power fail or
brownout condition. The RESET signal remains active
until the voltage drops below 1V. It also remains active
until V CC returns and exceeds V TRIP for 200ms.
Watchdog Timer
The watchdog timer circuit monitors the microprocessor
activity by monitoring the WDI input. The microproces-
sor must toggle the CS/WDI pin periodically to prevent
a RESET signal. The CS/WDI pin must be toggled
from HIGH to LOW prior to the expiration of the watch-
dog time out period. The state of two nonvolatile control
bits in the watchdog register determine the watchdog
timer period.
Vcc Threshold Reset Procedure
The X5001 is shipped with a standard V CC threshold
(V TRIP ) voltage. This value will not change over normal
operating and storage conditions. However, in applica-
tions where the standard V TRIP is not exactly right, or if
higher precision is needed in the V TRIP value, the
X5001 threshold may be adjusted. The procedure is
described in the following sections, and requires the
application of a high voltage control signal.
5
Setting the V TRIP Voltage
This procedure is used to set the V TRIP to a higher
voltage value. For example, if the current V TRIP is 4.4V
and the new V TRIP is 4.6V, this procedure will directly
make the change. If the new setting is to be lower than
the current setting, then it is necessary to reset the trip
point before setting the new value.
To set the new V TRIP voltage, apply the desired V TRIP
threshold voltage to the V CC pin and tie the W PE pin to
the programming voltage V P . Then a V TRIP programming
command sequence is sent to the device over the SPI
interface. This V TRIP programming sequence consists of
pulling CS LOW, then clocking in data 03h, 00h and 01h.
This is followed by bringing CS HIGH then LOW and
clocking in data 02h, 00h, and 01h (in order) and bringing
CS HIGH. This initiates the V TRIP programming
sequence. V P is brought LOW to end the operation.
Resetting the V TRIP Voltage
This procedure is used to set the V TRIP to a “native”
voltage level. For example, if the current V TRIP is 4.4V
and the new V TRIP must be 4.0V, then the V TRIP must
be reset. When V TRIP is reset, the new V TRIP is some-
thing less than 1.7V. This procedure must be used to
set the voltage to a lower value.
To reset the V TRIP voltage, apply greater than 3V to
the V CC pin and tie the W PE pin to the programming
voltage V P . Then a V TRIP command sequence is sent
to the device over the SPI interface. This V TRIP pro-
gramming sequence consists of pulling CS LOW, then
clocking in data 03h, 00h and 01h. This is followed by
bringing CS HIGH then LOW and clocking in data 02h,
00h, and 03h (in order) and bringing CS HIGH. This
initiates the V TRIP programming sequence. V P is
brought LOW to end the operation.
FN8125.1
May 30, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| X5001S8I-2.7A | IC SUPERVISOR CPU 8-SOIC |
| EEV-HA0J101P | CAP ALUM 100UF 6.3V 20% SMD |
| ECC49DRAS | CONN EDGECARD 98POS R/A .100 SLD |
| ACC12DREF | CONN EDGECARD 24POS .100 EYELET |
| ECC60DREH | CONN EDGECARD 120POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X5001V8I-4.5A | 功能描述:IC SUPERVISOR CPU 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:推挽式，图腾柱 复位:低有效 复位超时:最小 145 ms 电压 - 阀值:2.64V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP（4x4） 包装:带卷 (TR) |
| X5001V8IZ-2.7 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CPU Supervisor |
| X5001V8IZ-2.7A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CPU Supervisor |
| X5001V8Z-2.7 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CPU Supervisor |
| X5001V8Z-2.7A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CPU Supervisor |
发布紧急采购，3分钟左右您将得到回复。