- 您现在的位置：买卖IC网 > PDF目录15071 > X5323S8Z (Intersil)IC CPU SUPERV 32K EE 8-SOIC PDF资料下载
参数资料
| 型号： | X5323S8Z |
| 厂商： | Intersil |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC CPU SUPERV 32K EE 8-SOIC |
| 标准包装： | 100 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 4.38V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
X5323, X5325
.
STATUS
In Circuit Programmable ROM Mode
REGISTER BITS
ARRAY ADDRESSES PROTECTED
This mechanism protects the block lock and watchdog bits
BL1
0
0
1
1
BL0
0
1
0
1
X5323/X5325
None (factory default)
$0C00 to $0FFF
$0800 to $0FFF
$0000 to $0FFF
from inadvertent corruption.
In the locked state (programmable ROM mode) the WP pin is
LOW and the nonvolatile bit WPEN is “1”. This mode disables
nonvolatile writes to the device’s status register.
Setting the WP pin LOW while WPEN is a “1” while an
internal write cycle to the status register is in progress will
The watchdog timer bits, WD0 and WD1, select the
watchdog time out period. These nonvolatile bits are
programmed with the WRSR instruction.
not stop this write operation, but the operation disables
subsequent write attempts to the status register.
When WP is HIGH, all functions, including nonvolatile writes
to the status register operate normally. Setting the WPEN bit
STATUS REGISTER BITS
WD1 WD0
WATCHDOG TIME-OUT
(TYPICAL)
in the status register to “0” blocks the WP pin function,
allowing writes to the status register when WP is HIGH or
LOW. Setting the WPEN bit to “1” while the WP pin is LOW
0
0
1
1
0
1
0
1
1.4s
600ms
200ms
disabled (factory default)
activates the programmable ROM mode, thus requiring a
change in the WP pin prior to subsequent status register
changes. This allows manufacturing to install the device in a
system with WP pin grounded and still be able to program
the status register. Manufacturing can then load
configuration data, manufacturing time and other parameters
The FLAG bit shows the status of a volatile latch that can be
set and reset by the system using the SFLB and RFLB
instructions. The flag bit is automatically reset upon
power-up. This flag can be used by the system to determine
whether a reset occurs as a result of a watchdog time out or
power failure.
Note: The Watch Dog Timer is shipped disabled. (WD1 = 1,
WD0 = 1. The factory default for Memory Block Protection is
‘None’. (BL1 = 0, BL0 = 0).
The nonvolatile WPEN bit is programmed using the WRSR
instruction. This bit works in conjunction with the WP pin to
provide an in-circuit programmable ROM function (Table 2). WP
is LOW and WPEN bit programmed HIGH disables all status
register write operations.
CS
into the EEPROM, then set the portion of memory to be
protected by setting the block lock bits, and finally set the
“OTP mode” by setting the WPEN bit. Data changes now
require a hardware change.
Read Sequence
When reading from the EEPROM memory array, CS is first
pulled low to select the device. The 8-bit READ instruction is
transmitted to the device, followed by the 16-bit address.
After the READ opcode and address are sent, the data
stored in the memory at the selected address is shifted out
on the SO line. The data stored in memory at the next
address can be read sequentially by continuing to provide
clock pulses. The address is automatically incremented to
the next higher address after each byte of data is shifted out.
0
1
2
3
4
5
6
7
8
9
10
20
21
22
23
24
25
26
27
28
29
30
SCK
INSTRUCTION
16-BIT ADDRESS
SI
15
14
13
3
2
1
0
DATA OUT
SO
HIGH IMPEDANCE
7
6
5
4
3
2
1
0
MSB
FIGURE 5. READ EEPROM ARRAY SEQUENCE
8
FN8131.2
June 30, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| RCM31DCCS | CONN EDGECARD 62POS R/A .156 SLD |
| RCM31DCBS | CONN EDGECARD 62POS R/A .156 SLD |
| HSM11DSAS | CONN EDGECARD 22POS R/A .156 SLD |
| HCC12DRTS-S93 | CONN EDGECARD 24POS DIP .100 SLD |
| URS2D101MRD6 | CAP ALUM 100UF 200V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X5323S8Z-2.7 | 功能描述:监控电路 CPU SUP/WDT 32K SPI EE RST LW 2 7-5 5V RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| X5323S8Z-2.7A | 功能描述:监控电路 CPU SUP/WDT 32K SPI EE RST LW 2 7-5 5V RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| X5323S8Z-2.7AT1 | 功能描述:监控电路 CPU SUP/WDT 32K SPI EE RST LW 2 7-5 5V RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| X5323S8Z-2.7T1 | 功能描述:监控电路 WATCHDOG+VCC SUPERVI 32K SPI SERIAL EPROM RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| X5323S8Z-4.5A | 功能描述:监控电路 CPU SUP/WDT 32K SPI EE RST LW 5V+/-10% RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。