- 您现在的位置：买卖IC网 > PDF目录297797 > X5323V14 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 PDF资料下载
参数资料
| 型号： | X5323V14 |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 |
| 封装： | PLASTIC, TSSOP-14 |
| 文件页数： | 20/21页 |
| 文件大小： | 200K |
| 代理商： | X5323V14 |
X5323/X5325
Characteristics subject to change without notice.
8 of 21
REV 1.1.2 11/13/01
www.xicor.com
For the page write operation (byte or page write) to be
completed, CS can only be brought HIGH after bit 0 of
the last data byte to be written is clocked in. If it is
brought HIGH at any other time, the write operation will
not be completed (Figure 4).
To write to the status register, the WRSR instruction is
followed by the data to be written (Figure 5). Data bits
0 and 1 must be “0”.
While the write is in progress following a status register
or EEPROM Sequence, the status register may be
read to check the WIP bit. During this time the WIP bit
will be high.
OPERATIONAL NOTES
The device powers-up in the following state:
– The device is in the low power standby state.
– A HIGH to LOW transition on CS is required to enter
an active state and receive an instruction.
– SO pin is high impedance.
– The write enable latch is reset.
– The ag bit is reset.
– Reset signal is active for tPURST.
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
– A WREN instruction must be issued to set the write
enable latch.
–CS must come HIGH at the proper clock count in
order to start a nonvolatile write cycle.
Figure 6. Read Status Register Sequence
Figure 7. Write Enable Latch Sequence
0123456789
10
11 12 13 14
76543210
Data Out
CS
SCK
SI
SO
MSB
High Impedance
Instruction
01234567
CS
SI
SCK
High Impedance
SO
相关PDF资料 |
PDF描述 |
|---|---|
| X5323V14I-2.7T1 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 |
| X5328V14I | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO14 |
| XAVAC25M/FS.0 | 25-25 CONTACT(S), PANEL MOUNT, MALE-FEMALE, RECTANGULAR ADAPTER |
| XAVAC25M/FS.5 | 25-25 CONTACT(S), PANEL MOUNT, MALE-FEMALE, RECTANGULAR ADAPTER |
| XAVAC25M/MD.0 | 25-25 CONTACT(S), PANEL MOUNT, MALE-MALE, RECTANGULAR ADAPTER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X5323V14-1.8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SPI Serial EEPROM with Supervisory Features |
| X5323V14-2.7 | 功能描述:IC SUPERVISOR CPU 32K EE 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:推挽式，图腾柱 复位:低有效 复位超时:最小 145 ms 电压 - 阀值:2.64V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP（4x4） 包装:带卷 (TR) |
| X5323V14-2.7A | 功能描述:IC SUPERVISOR CPU 32K EE 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:推挽式，图腾柱 复位:低有效 复位超时:最小 145 ms 电压 - 阀值:2.64V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP（4x4） 包装:带卷 (TR) |
| X5323V14-2.7T1 | 功能描述:IC SUPERVISOR CPU 32K EE 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:推挽式，图腾柱 复位:低有效 复位超时:最小 145 ms 电压 - 阀值:2.64V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP（4x4） 包装:带卷 (TR) |
| X5323V14-4.5A | 功能描述:IC SUPERVISOR CPU 32K EE 14TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:推挽式，图腾柱 复位:低有效 复位超时:最小 145 ms 电压 - 阀值:2.64V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP（4x4） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。