- 您现在的位置：买卖IC网 > PDF目录13072 > X5645S14 (Intersil)IC CPU SUPRV 64K EE RST HI SO14 PDF资料下载
参数资料
| 型号： | X5645S14 |
| 厂商： | Intersil |
| 文件页数： | 5/19页 |
| 文件大小： | 0K |
| 描述： | IC CPU SUPRV 64K EE RST HI SO14 |
| 标准包装： | 100 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 高有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 4.38V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 管件 |
X5643, X5645
Figure 4. Sample V TRIP Reset Circuit
V P
4.7K
NC
4.7K
V TRIP
Adj.
+
NC
1
2
3
4
X5643/45
8
7
6
5
NC
RESET
Program
10K
10K
Reset V TRIP
Test V TRIP
Set V TRIP
SPI SERIAL MEMORY
The memory portion of the device is a CMOS serial
EEPROM array with Intersil’s block lock protection.
The array is internally organized as x 8. The device
features a Serial Peripheral Interface (SPI) and soft-
ware protocol allowing operation on a simple four-wire
bus.
The device utilizes Intersil’s proprietary Direct Write ?
cell, providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
Write Enable Latch
The device contains a write enable latch. This latch
must be SET before a write operation is initiated. The
WREN instruction will set the latch and the WRDI
instruction will reset the latch (Figure 3). This latch is
automatically reset upon a power-up condition and
after the completion of a valid Write Cycle.
Status Register
The RDSR instruction provides access to the status regis-
ter. The status register may be read at any time, even dur-
ing a write cycle. The status register is formatted as
follows:
popular microcontroller families. It contains an 8-bit
instruction register that is accessed via the SI input,
7
6
5
4
3
2
1
0
with data being clocked in on the rising edge of SCK.
WPEN
FLB
WD1 WD0
BL1
BL0
WEL
WIP
CS must be LOW during the entire operation.
All instructions (Table 1), addresses and data are trans-
ferred MSB first. Data input on the SI line is latched on
the first rising edge of SCK after CS goes LOW. Data is
output on the SO line by the falling edge of SCK. SCK is
static, allowing the user to stop the clock and then start
it again to resume operations where left off.
Table 1. Instruction Set
The Write-In-Progress (WIP) bit is a volatile, read only
bit and indicates whether the device is busy with an
internal nonvolatile write operation. The WIP bit is read
using the RDSR instruction. When set to a “1”, a non-
volatile write operation is in progress. When set to a
“0”, no write is in progress.
Instruction Name
WREN
SFLB
WRDI/RFLB
RSDR
WRSR
READ
WRITE
Instruction Format*
0000 0110
0000 0000
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Operation
Set the write enable latch (enable write operations)
Set flag bit
Reset the write enable latch/reset flag bit
Read status register
Write status register (watchdog, block lock, WPEN & flag bits)
Read data from memory array beginning at selected address
Write data to memory array beginning at selected address
Note:
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
5
FN8135.1
July 18, 2005
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J4R-CZ-B1 | CONVERTER MOD DC/DC 7.5V 25W |
| RCC61DCSH-S288 | CONN EDGECARD 122PS .100 EXTEND |
| RBA50DTMN | CONN EDGECARD 100PS R/A .125 SLD |
| ECC19DREI-S93 | CONN EDGECARD 38POS .100 EYELET |
| RCC61DCSD-S288 | CONN EDGECARD 122PS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X5645S14-1.8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SPI Serial EEPROM with Supervisory Features |
| X5645S14-2.7 | 功能描述:IC CPU SUPRV 64K EE RST HI SO14 RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:标准传输延迟为 60 µs 电压 - 阀值:3V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:Digi-Reel® 其它名称:LM8364BALMF30DKR |
| X5645S14-2.7A | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:CPU Supervisor with 64Kbit SPI EEPROM |
| X5645S14-4.5A | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:CPU Supervisor with 64Kbit SPI EEPROM |
| X5645S14I | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:CPU Supervisor with 64Kbit SPI EEPROM |
发布紧急采购，3分钟左右您将得到回复。