- 您现在的位置：买卖IC网 > PDF目录16820 > X80201V20I (Intersil)IC PWR SUPPLY SEQUENCER 20TSSOP PDF资料下载
参数资料
| 型号： | X80201V20I |
| 厂商： | Intersil |
| 文件页数： | 11/16页 |
| 文件大小： | 0K |
| 描述： | IC PWR SUPPLY SEQUENCER 20TSSOP |
| 标准包装： | 75 |
| 应用： | 电源序列发生器 |
| 电源电压： | 0.95 V ~ 5.5 V |
| 电流 - 电源： | 2.5mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
X80200, X80201, X80202, X80203, X80204
SERIAL CLOCK AND DATA
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are reserved for
indicating start and stop conditions. (See Figure 7.)
SCL
SDA
Word Address
The next 8 bits following the slave byte, BA7–BA0,
determine the portion of the device accessed. If all ‘0’s, then
Status Register (SR) is selected. If all ‘1’s, then the Remote
Shutdown Register (RSR) is selected.
Serial Acknowledge
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
master or slave, will release the bus after transmitting eight
bits. During the ninth clock cycle, the receiver will pull the
DATA STABLE
DATA
CHANGE
DATA STABLE
SDA line LOW to acknowledge that it received the eight bits
of data. (See Figure 9.)
FIGURE 7. VALID DATA CHANGES ON THE SDA BUS
SERIAL START CONDITION
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The
device continuously monitors the SDA and SCL lines for the
start condition and will not respond to any command until
this condition has been met. (See Figure 8.)
SERIAL STOP CONDITION
The device will respond with an acknowledge after
recognition of a start condition and if the correct Device
Identifier and Select bits are contained in the Slave Address
Byte. If a write operation is selected, the device will respond
with an acknowledge after the receipt of each subsequent
eight bit word. The device will acknowledge all incoming data
and address bytes, except for the Slave Address Byte when
the Device Identifier and/or Select bits are incorrect.
All communications must be terminated by a stop condition,
which is a LOW to HIGH transition of SDA when SCL is
SCL FROM
MASTER
1
8
9
HIGH, followed by a HIGH to LOW transition on SCL. After
going LOW, SCL can stay LOW or return to HIGH. (See
Figure 8.)
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
SCL
START
ACKNOWLEDGE
SDA
FIGURE 9. ACKNOWLEDGE RESPONSE FROM RECEIVER
START
STOP
Write Operation
FIGURE 8. VALID START AND STOP CONDITIONS
Slave Address Byte
Following a START condition, the master must output a
Slave Address Byte. This byte consists of three parts:
? The Device Type Identifier which consists of the most
significant four bits of the Slave Address. The Device Type
Identifier MUST be set to 1010 in order to select the
device.
? The next 3 bits (SA3 - SA1) are slave address bits. These
bits are compared to the status of the input pins A2–A0.
? The Least Significant Bit of the Slave Address (SA0) Byte
is the R/W bit. This bit defines the operation to be
performed on the device being addressed (as defined in
the bits SA2 - SA1). When the R/W bit is “1”, then a READ
operation is selected. A “0” selects a WRITE operation.
11
For a write operation, the device requires the Slave Address
Byte and a Word Address Byte. This gives the master
access to the registers. After receipt of the Word Address
Byte, the device responds with an acknowledge, and awaits
the next eight bits of data. After receiving the 8 bits of the
Data Byte, the device again responds with an acknowledge.
The master then terminates the transfer by generating a stop
condition. (See Figure 11, See Figure 1 for bus timing.)
In order to perform a write operation to Remote Shutdown
Register, the Write Enable Latch (WEL) bit must first be set.
FN8154.0
相关PDF资料 |
PDF描述 |
|---|---|
| EYM08DRST | CONN EDGECARD 16POS DIP .156 SLD |
| EBM24DCSN-S288 | CONN EDGECARD 48POS .156 EXTEND |
| XR17V358IB-E8-EVB | EVAL BOARD FOR XR17V358-E8 |
| EBM24DCSH-S288 | CONN EDGECARD 48POS .156 EXTEND |
| EGM08DRST | CONN EDGECARD 16POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X80202 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Power Supply Swquencer with Power-up System Mnitoring |
| X8020-2 | 制造商:Cooper Crouse-Hinds 功能描述: |
| X80202V20I | 功能描述:IC PWR SUPPLY SEQUENCER 20TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
| X80203 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Power Supply Swquencer with Power-up System Mnitoring |
| X80203V20I | 功能描述:IC PWR SUPPLY SEQUENCER 20TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。