1
FN8220.3
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
X98024
240MHz Triple Video Digitizer with
Digital PLL
The X98024 3-channel, 8-bit Analog Front End (AFE)
contains all the components necessary to digitize analog
RGB or YUV graphics signals from personal computers,
workstations and video set-top boxes. The fully differential
analog design provides high PSRR and dynamic
performance to meet the stringent requirements of the
graphics display industry. The AFE’s 240MSPS conversion
rate supports resolutions up to WUXGA at 75Hz refresh rate,
while the front end's high input bandwidth ensures sharp
images at the highest resolutions.
To minimize noise, the X98024's analog section features 2
sets of pseudo-differential RGB inputs with programmable
input bandwidth, as well as internal DC restore clamping
(including mid-scale clamping for YUV signals). This is
followed by the programmable gain/offset stage and the
three 240MSPS Analog-to-Digital Converters (ADCs).
Automatic Black Level Compensation (ABLC
) eliminates
part-to-part offset variation, ensuring perfect black level
performance in every application.
The X98024's digital PLL generates a pixel clock from the
analog source's HSYNC or SOG (Sync-On-Green) signals.
Pixel clock output frequencies range from 10MHz to 240MHz
with sampling clock jitter of 250ps peak to peak.
Features
240MSPS maximum conversion rate
Low PLL clock jitter (250ps p-p @ 240MSPS)
64 interpixel sampling positions
0.35Vp-p to 1.4Vp-p video input range
Programmable bandwidth (100MHz to 780MHz)
2 channel input multiplexer
RGB and YUV 4:2:2 output formats
5 embedded voltage regulators allow operation from
single 3.3V supply and enhance performance, isolation
Completely independent 8 bit gain/10 bit offset control
CSYNC and SOG support
Trilevel sync detection
1.15W typical PD @ 240MSPS
Pb-free plus anneal available (RoHS compliant)
Applications
LCD Monitors and Projectors
Digital TVs
Plasma Display Panels
RGB Graphics Processing
Scan Converters
Simplified Block Diagram
RGB/YPbPrIN 1
PGA
8 bit ADC
Offset
DAC
ABLC
8 or 16
x3
SOGIN1/2
HSYNCIN1/2
VSYNCIN1/2
Sync
Processing
Digital PLL
Voltage
Clamp
RGB/YPbPrIN 2
3
RGB/YUVOUT
PIXELCLKOUT
HSOUT
HSYNCOUT
AFE Configuration and Control
VSYNCOUT
+
Data Sheet
March 8, 2006
NOT
REC
OMM
END
ED F
OR
NEW
DES
IGN
S -
THE
ISL9
8001
-240
IS A
100%
COM
PAT
IBLE
IMP
ROV
ED A
LTE
RNA
TIVE