参数资料
| 型号： | XA6SLX9-3CSG324Q |
| 厂商： | Xilinx Inc |
| 文件页数： | 5/10页 |
| 文件大小： | 0K |
| 描述： | IC FPGA SPARTAN 6 324CSGBGA |
| 标准包装： | 126 |
| 系列： | Spartan®-6 LX XA |
| LAB/CLB数： | 715 |
| 逻辑元件/单元数： | 9152 |
| RAM 位总计： | 589824 |
| 输入/输出数： | 200 |
| 电源电压： | 1.14 V ~ 1.26 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 324-LFBGA，CSPBGA |
| 供应商设备封装： | 324-CSPBGA |
XA Spartan-6 Automotive FPGA Family Overview
DS170 (v1.3) December 13, 2012
Product Specification
4
SLICEL
One quarter (25%) of the XA Spartan-6 FPGA slices are SLICELs, which contain all the features of the SLICEM except the
memory/shift register function.
SLICEX
One half (50%) of the XA Spartan-6 FPGA slices are SLICEXs. The SLICEXs have the same structure as SLICELs except
the arithmetic carry option and the wide multiplexers.
Clock Management
Each XA Spartan-6 FPGA has up to six CMTs, each consisting of two DCMs and one PLL, which can be used individually
or cascaded.
DCM
The DCM provides four phases of the input frequency (CLKIN): shifted 0°, 90°, 180°, and 270° (CLK0, CLK90, CLK180, and
CLK270). It also provides a doubled frequency CLK2X and its complement CLK2X180. The CLKDV output provides a
fractional clock frequency that can be phase-aligned to CLK0. The fraction is programmable as every integer from 2 to 16,
as well as 1.5, 2.5, 3.5 . . . 7.5. CLKIN can optionally be divided by 2. The DCM can be a zero-delay clock buffer when a clock
signal drives CLKIN, while the CLK0 output is fed back to the CLKFB input.
Frequency Synthesis
Independent of the basic DCM functionality, the frequency synthesis outputs CLKFX and CLKFX180 can be programmed to
generate any output frequency that is the DCM input frequency (FIN) multiplied by M and simultaneously divided by D, where
M can be any integer from 2 to 32 and D can be any integer from 1 to 32.
Phase Shifting
With CLK0 connected to CLKFB, all nine CLK outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, CLKDV,
CLKFX, and CLKFX180) can be shifted by a common amount, defined as any integer multiple of a fixed delay. A fixed DCM
delay value (fraction of the input period) can be established by configuration and can also be incremented or decremented
dynamically.
Spread-Spectrum Clocking
The DCM can accept and track typical spread-spectrum clock inputs, provided they abide by the input clock specifications
listed in the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics. XA Spartan-6 FPGAs can generate a spread-
spectrum clock source from a standard fixed-frequency oscillator.
PLL
The PLL can serve as a frequency synthesizer for a wider range of frequencies and as a jitter filter for incoming clocks in
conjunction with the DCMs. The heart of the PLL is a voltage-controlled oscillator (VCO) with a frequency range of
400 MHz to 1,080 MHz, thus spanning more than one octave. Three sets of programmable frequency dividers (D, M, and O)
adapt the VCO to the required application.
The pre-divider D (programmable by configuration) reduces the input frequency and feeds one input of the traditional PLL
phase comparator. The feedback divider (programmable by configuration) acts as a multiplier because it divides the VCO
output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the
VCO within its controllable frequency range.
The VCO has eight equally spaced outputs (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each can be selected to drive
one of the six output dividers, O0 to O5 (each programmable by configuration to divide by any integer from 1 to 128).
相关PDF资料 |
PDF描述 |
|---|---|
| XC3S400-4FGG456I | SPARTAN-3A FPGA 400K STD 456FBGA |
| XC3S400-5FGG456C | SPARTAN-3A FPGA 400K 456-FBGA |
| XC3S1000-4FT256I | IC FPGA SPARTAN 3 256FTBGA |
| XC3S1000-5FTG256C | SPARTAN-3A FPGA 1M 256-FTBGA |
| XC2V40-4FG256I | IC FPGA VIRTEX-II 256FGBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XA6SLX9-3FTG256I | 功能描述:IC FPAG SPARTAN 6 9K 256FTGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-6 LX XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA（27x27） |
| XA6SLX9-3FTG256Q | 功能描述:IC FPGA SPARTAN 6 256FTGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-6 LX XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA（27x27） |
| XA7A100T-1CSG324Q | |
| XA7Z020-1CLG484Q | 功能描述:IC SOC CORTEX A-9 ZYNQ7 484BGA 制造商:xilinx inc. 系列:汽车级，AEC-Q100，Zynq?-7000 XA 包装:托盘 零件状态:在售 架构:MCU，FPGA 核心处理器:双 ARM? Cortex?-A9 MPCore?，带 CoreSight? MCU 闪存:- MCU RAM:256KB 外设:DMA 连接性:CAN，EBI/EMI，以太网，I2C，MMC/SD/SDIO，SPI，UART/USART，USB OTG 速度:667MHz 主要属性:Artix?-7 FPGA，85K 逻辑单元 工作温度:-40°C ~ 125°C （TJ） 封装/外壳:484-LFBGA，CSPBGA 供应商器件封装:484-CSPBGA（19x19） I/O 数:130 标准包装:1 |
| XA901D-M | 制造商:Defender Security 功能描述:AlarmPIR Remote |
发布紧急采购，3分钟左右您将得到回复。