- 您现在的位置：买卖IC网 > PDF目录19880 > XC17V08PC44I (Xilinx Inc)IC PROM SER I-TEMP 3.3V 44-PLCC PDF资料下载
参数资料
| 型号： | XC17V08PC44I |
| 厂商： | Xilinx Inc |
| 文件页数： | 4/15页 |
| 文件大小： | 0K |
| 描述： | IC PROM SER I-TEMP 3.3V 44-PLCC |
| 产品变化通告： | Product Discontinuation Notice 14/May/2007 |
| 标准包装： | 26 |
| 可编程类型： | OTP |
| 存储容量： | 8Mb |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.59x16.59） |
| 包装： | 管件 |
XC17V00 Series Configuration PROMs
DS073 (v2.0) April 7, 2014
Product Specification
12
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
AC Characteristics over Operating Condition for XC17V16 and XC17V08
X-Ref Target - Figure 5
Symbol
Description
Min
Max
Units
TOE
OE to data delay
–
15
ns
TCE
CE to data delay
–
20
ns
TCAC
CLK to data delay(2)
–20
ns
TDF
CE or OE to data float delay(3,4)
–35
ns
TOH
Data hold from CE, OE, or CLK(4)
0–
ns
TCYC
Clock periods
50
–
ns
TLC
CLK Low time(4)
25
–
ns
THC
CLK High time(4)
25
–
ns
TSCE
CE setup time to CLK (to guarantee proper counting)
25
–
ns
THCE
CE hold time to CLK (to guarantee proper counting)
0
–
ns
THOE
OE hold time (guarantees counters are reset)
25
–
ns
TSBUSY
BUSY setup time
5
–
ns
THBUSY
BUSY hold time
5
–
ns
TCEH
CE High time (guarantees counters are reset)
20
–
ns
Notes:
1.
AC test load = 50 pF.
2.
When BUSY = 0.
3.
Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
4.
Guaranteed by design, not tested.
5.
All AC parameters are measured with VIL = 0.0V and VIH = 3.0V.
6.
If TCEH High, 2 μs, TCE = 2 μs.
7.
If THOE High, 2 μs, TOE = 2 μs.
RESET/OE(1)
CE
CLK
BUSY(2)
DATA
TCE
TOE
TLC
TSCE
THCE
THOE
TCAC
TSBUSY
THBUSY
TOH
TDF
TOH
THC
DS073_05_031606
TCYC
TCEH
Note:
1 The XC17V00 RESET/OE input polarity is programmable. The RESET/OE input is shown in the timing diagram with active-high RESET polarity.
Timing specifications are identical for both polarity settings.
2. If BUSY is inactive (Low) during a rising CLK edge, then new DATA appears at time TCAC after the rising CLK edge. If BUSY is active (High)
during a rising CLK edge, then there is no corresponding change to DATA.
相关PDF资料 |
PDF描述 |
|---|---|
| ESM36DTAD-S273 | CONN EDGECARD 72POS R/A .156 SLD |
| V110C36H100BL3 | CONVERTER MOD DC/DC 36V 100W |
| TDC107M020WSG-F | CAP TANT 100UF 20V 20% RADIAL |
| RBC70DRSD-S273 | CONN EDGECARD 140PS DIP .100 SLD |
| EMC36DRSN-S273 | CONN EDGECARD 72POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC17V08SERIES | 制造商:未知厂家 制造商全称:未知厂家 功能描述:XC17V00 Series Configuration PROM |
| XC17V08SO20C | 制造商:XILINX 制造商全称:XILINX 功能描述:XC17V00 Series Configuration PROM |
| XC17V08SO20I | 制造商:XILINX 制造商全称:XILINX 功能描述:XC17V00 Series Configuration PROM |
| XC17V08V08C | 制造商:XILINX 制造商全称:XILINX 功能描述:XC17V00 Series Configuration PROM |
| XC17V08V08I | 制造商:XILINX 制造商全称:XILINX 功能描述:XC17V00 Series Configuration PROM |
发布紧急采购，3分钟左右您将得到回复。