- 您现在的位置：买卖IC网 > PDF目录19502 > XC2C32A-4VQG44C (Xilinx Inc)IC CPLD 32MCELL 21 I/O 44-VQFP PDF资料下载
参数资料
| 型号： | XC2C32A-4VQG44C |
| 厂商： | Xilinx Inc |
| 文件页数： | 12/16页 |
| 文件大小： | 0K |
| 描述： | IC CPLD 32MCELL 21 I/O 44-VQFP |
| 标准包装： | 160 |
| 系列： | CoolRunner II |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 3.8ns |
| 电压电源 - 内部： | 1.7 V ~ 1.9 V |
| 逻辑元件/逻辑块数目： | 2 |
| 宏单元数： | 32 |
| 门数： | 750 |
| 输入/输出数： | 33 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-TQFP |
| 供应商设备封装： | 44-VQFP（10x10） |
| 包装： | 托盘 |
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
Product Specification
R
Macrocell
The CoolRunner-II CPLD macrocell is extremely efficient
and streamlined for logic creation. Users can develop sum
of product (SOP) logic expressions that comprise up to 40
inputs and span 56 product terms within a single function
block. The macrocell can further combine the SOP expres-
sion into an XOR gate with another single p-term expres-
sion. The resulting logic expression’s polarity is also
selectable. As well, the logic function can be pure combina-
torial or registered, with the storage element operating
selectably as a D or T flip-flop, or transparent latch. Avail-
able at each macrocell are independent selections of global,
function block level or local p-term derived clocks, sets,
resets, and output enables. Each macrocell flip-flop is con-
figurable for either single edge or DualEDGE clocking, pro-
viding either double data rate capability or the ability to
distribute a slower clock (thereby saving power). For single
edge clocking or latching, either clock polarity can be
selected per macrocell. CoolRunner-II CPLD macrocell
dard logic symbols are used except the trapezoidal multi-
plexers have input selection from statically programmed
configuration select lines (not shown). Xilinx application
note XAPP376 gives a detailed explanation of how logic is
created in the CoolRunner-II CPLD family.
When configured as a D-type flip-flop, each macrocell has
an optional clock enable signal permitting state hold while a
clock runs freely. Note that Control Terms (CT) are available
to be shared for key functions within the FB, and are gener-
ally used whenever the exact same logic function would be
repeatedly created at multiple macrocells. The CT product
terms are available for FB clocking (CTC), FB asynchro-
nous set (CTS), FB asynchronous reset (CTR), and FB out-
put enable (CTE).
Any macrocell flip-flop can be configured as an input regis-
ter or latch, which takes in the signal from the macrocell’s
I/O pin, and directly drives the AIM. The macrocell combina-
tional functionality is retained for use as a buried logic node
if needed. FToggle is the maximum clock frequency to which
a T flip-flop can reliably toggle.
Advanced Interconnect Matrix (AIM)
The Advanced Interconnect Matrix is a highly connected
low power rapid switch. The AIM is directed by the software
to deliver up to a set of 40 signals to each FB for the cre-
ation of logic. Results from all FB macrocells, as well as, all
pin inputs circulate back through the AIM for additional con-
nection available to all other FBs as dictated by the design
Figure 3: CoolRunner-II CPLD Macrocell
GCK0
GCK1
GCK2
CTC
PTC
DS090_03_121201
49 P-terms
To PTA, PTB, PTC of
other macrocells
CTC, CTR,
CTS, CTE
From AIM
4 P-terms
PTA
Direct Input
from
I/O Block
Feedback
to AIM
PTB
PTC
PLA OR Term
PTA
CTS
GSR
GND
VCC
R
D/T
CE
CK
FIF
Latch
DualEDGE
Q
S
40
To I/O Block
PTA
CTR
GSR
GND
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B53-CY-F2 | CONVERTER MOD DC/DC 24V 50W |
| EBM18DRSI | CONN EDGECARD 36POS DIP .156 SLD |
| ACC35DRTN-S13 | CONN EDGECARD 70POS .100 EXTEND |
| XC9536XL-5VQG64C | IC CPLD 36MCELL 5NS 64-VQFP |
| ACC35DRTH-S13 | CONN EDGECARD 70POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC2C32A-6CP56C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 750 GATES 32 MCRCLLS 300MHZ COMM 0.18UM 1 - Trays 制造商:Xilinx 功能描述:IC CPLD 32MC 5.5NS 56BGA 制造商:Xilinx 功能描述:IC CR-II CPLD 32MCELL 56-BGA |
| XC2C32A-6CP56I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 750 GATES 32 MCRCLLS 300MHZ IND 0.18UM 1. - Trays 制造商:Xilinx 功能描述:IC CPLD 32MC 5.5NS 56BGA 制造商:Xilinx 功能描述:IC CR-II CPLD 32MCELL 56-BGA |
| XC2C32A-6CPG56C | 功能描述:IC CR-II CPLD 32MCELL 56-CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner II 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC2C32A-6CPG56I | 功能描述:IC CR-II CPLD 32MCELL 56-CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner II 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC2C32A-6PC44C | 制造商:Xilinx 功能描述: |
发布紧急采购，3分钟左右您将得到回复。