参数资料
型号: XC2C512-7PQG208C
厂商: Xilinx Inc
文件页数: 11/16页
文件大小: 0K
描述: IC CR-II CPLD 512MCELL 208PQFP
标准包装: 24
系列: CoolRunner II
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.1ns
电压电源 - 内部: 1.7 V ~ 1.9 V
逻辑元件/逻辑块数目: 32
宏单元数: 512
门数: 12000
输入/输出数: 173
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 208-BFQFP
供应商设备封装: 208-PQFP(28x28)
包装: 托盘
CoolRunner-II CPLD Family
4
DS090 (v3.1) September 11, 2008
Product Specification
R
path. The BSC and ISP block has the JTAG controller and
In-System Programming Circuits.
Function Block
The CoolRunner-II CPLD FBs contain 16 macrocells, with
40 entry sites for signals to arrive for logic creation and con-
nection. The internal logic engine is a 56 product term PLA.
All FBs, regardless of the number contained in the device,
are identical. For a high-level view of the FB, see Figure 2.
At the high level, the product terms (p-terms) reside in a
programmable logic array (PLA). This structure is extremely
flexible, and very robust when compared to fixed or cas-
caded product term FBs.
Classic CPLDs typically have a few product terms available
for a high-speed path to a given macrocell. They rely on
capturing unused p-terms from neighboring macrocells to
expand their product term tally, when needed. The result of
this architecture is a variable timing model and the possibil-
ity of stranding unusable logic within the FB.
The PLA is different — and better. First, any product term
can be attached to any OR gate inside the FB macrocell(s).
Second, any logic function can have as many p-terms as
needed attached to it within the FB, to an upper limit of 56.
Third, product terms can be re-used at multiple macrocell
OR functions so that within a FB, a particular logical product
need only be created once, but can be re-used up to 16
times within the FB. Naturally, this plays well with the fitting
software, which identifies product terms that can be shared.
The software places as many of those functions as it can
into FBs, so it happens for free. There is no need to force
macrocell functions to be adjacent or any other restriction
save residing in the same FB, which is handled by the soft-
ware. Functions need not share a common clock, common
set/reset, or common output enable to take full advantage of
the PLA. Also, every product term arrives with the same
time delay incurred. There are no cascade time adders for
putting more product terms in the FB. When the FB product
term budget is reached, there is a small interconnect timing
penalty to route signals to another FB to continue creating
logic. Xilinx design software handles all this automatically.
Figure 1: CoolRunner-II CPLD Architecture
Function
Block 1
Function
Block n
PLA
I/O
Blocks
I/O
Blocks
16
40
16 FB
16
I/O Pin
MC1
MC2
MC16
MC1
MC2
MC16
DS090_01_121201
AIM
I/O Pin
Direct Inputs
BSC and ISP
Clock and Control Signals
BSC Path
Direct Inputs
I/O Pin
JTAG
Figure 2: CoolRunner-II CPLD Function Block
PLA
16
40
3
MC1
Out
To AIM
Global
Clocks
Global
Set/Reset
MC2
MC16
DS090_02_101001
相关PDF资料
PDF描述
DS1624+ IC THERM/EEPROM DIG 256BYTE 8DIP
GCC08DCSN CONN EDGECARD 16POS DIP .100 SLD
PQ1R30 IC REG LDO 3V .15A SOT-23L
XCR3384XL-12PQ208C IC CPLD 3.3V ZERO PWR 208-PQFP
GCC08DCSH CONN EDGECARD 16POS DIP .100 SLD
相关代理商/技术参数
参数描述
XC2C64 制造商:XILINX 制造商全称:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices.
XC2C64-4CP56C 制造商:XILINX 制造商全称:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices.
XC2C64-4PC44C 制造商:XILINX 制造商全称:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices.
XC2C64-4VQ100C 制造商:XILINX 制造商全称:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices.
XC2C64-4VQ44C 制造商:XILINX 制造商全称:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices.