参数资料
型号: XC2C64A-7VQG100C
厂商: Xilinx Inc
文件页数: 11/16页
文件大小: 0K
描述: IC CR-II CPLD 64MCELL 100-VQFP
标准包装: 90
系列: CoolRunner II
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 6.7ns
电压电源 - 内部: 1.7 V ~ 1.9 V
逻辑元件/逻辑块数目: 4
宏单元数: 64
门数: 1500
输入/输出数: 64
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
包装: 托盘
产品目录页面: 600 (CN2011-ZH PDF)
配用: 122-1536-ND - KIT STARTER SPARTAN-3E
122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP
其它名称: 122-1409
CoolRunner-II CPLD Family
4
DS090 (v3.1) September 11, 2008
Product Specification
R
path. The BSC and ISP block has the JTAG controller and
In-System Programming Circuits.
Function Block
The CoolRunner-II CPLD FBs contain 16 macrocells, with
40 entry sites for signals to arrive for logic creation and con-
nection. The internal logic engine is a 56 product term PLA.
All FBs, regardless of the number contained in the device,
are identical. For a high-level view of the FB, see Figure 2.
At the high level, the product terms (p-terms) reside in a
programmable logic array (PLA). This structure is extremely
flexible, and very robust when compared to fixed or cas-
caded product term FBs.
Classic CPLDs typically have a few product terms available
for a high-speed path to a given macrocell. They rely on
capturing unused p-terms from neighboring macrocells to
expand their product term tally, when needed. The result of
this architecture is a variable timing model and the possibil-
ity of stranding unusable logic within the FB.
The PLA is different — and better. First, any product term
can be attached to any OR gate inside the FB macrocell(s).
Second, any logic function can have as many p-terms as
needed attached to it within the FB, to an upper limit of 56.
Third, product terms can be re-used at multiple macrocell
OR functions so that within a FB, a particular logical product
need only be created once, but can be re-used up to 16
times within the FB. Naturally, this plays well with the fitting
software, which identifies product terms that can be shared.
The software places as many of those functions as it can
into FBs, so it happens for free. There is no need to force
macrocell functions to be adjacent or any other restriction
save residing in the same FB, which is handled by the soft-
ware. Functions need not share a common clock, common
set/reset, or common output enable to take full advantage of
the PLA. Also, every product term arrives with the same
time delay incurred. There are no cascade time adders for
putting more product terms in the FB. When the FB product
term budget is reached, there is a small interconnect timing
penalty to route signals to another FB to continue creating
logic. Xilinx design software handles all this automatically.
Figure 1: CoolRunner-II CPLD Architecture
Function
Block 1
Function
Block n
PLA
I/O
Blocks
I/O
Blocks
16
40
16 FB
16
I/O Pin
MC1
MC2
MC16
MC1
MC2
MC16
DS090_01_121201
AIM
I/O Pin
Direct Inputs
BSC and ISP
Clock and Control Signals
BSC Path
Direct Inputs
I/O Pin
JTAG
Figure 2: CoolRunner-II CPLD Function Block
PLA
16
40
3
MC1
Out
To AIM
Global
Clocks
Global
Set/Reset
MC2
MC16
DS090_02_101001
相关PDF资料
PDF描述
RBM12DRKH CONN EDGECARD 24POS DIP .156 SLD
EGM43DTBT-S189 CONN EDGECARD 86POS R/A .156 SLD
REC3-2412SR/H1/SMD-R CONV DC/DC 3W 24VIN 12VOUT
TAP334M035HSB CAP TANT 0.33UF 35V 20% RADIAL
EMM06DRMS CONN EDGECARD 12POS .156 WW
相关代理商/技术参数
参数描述
XC2C64A-7VQG100I 功能描述:IC CR-II CPLD 64MCELL 100-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:CoolRunner II 标准包装:90 系列:ispMACH® 4A 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.5ns 电压电源 - 内部:4.75 V ~ 5.25 V 逻辑元件/逻辑块数目:- 宏单元数:64 门数:- 输入/输出数:48 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘
XC2C64A-7VQG44C 功能描述:IC CR-II CPLD 64MCELL 44-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:CoolRunner II 标准包装:90 系列:ispMACH® 4A 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.5ns 电压电源 - 内部:4.75 V ~ 5.25 V 逻辑元件/逻辑块数目:- 宏单元数:64 门数:- 输入/输出数:48 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘
XC2C64A-7VQG44I 功能描述:IC CR-II CPLD 64MCELL 44-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:CoolRunner II 标准包装:90 系列:ispMACH® 4A 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.5ns 电压电源 - 内部:4.75 V ~ 5.25 V 逻辑元件/逻辑块数目:- 宏单元数:64 门数:- 输入/输出数:48 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘
XC2C64SERIES 制造商:未知厂家 制造商全称:未知厂家 功能描述:CoolRunner-II CPLD
XC2JC101 制造商:Schneider Electric 功能描述:LIMIT SWITCH 600VDC 10AMP XC2J +OPTIONS 制造商:SCHNEIDER ELECTRIC 功能描述:Switch Access Limit Switch