参数资料
型号: XC2S200E-6FG456C
厂商: Xilinx Inc
文件页数: 2/108页
文件大小: 0K
描述: IC FPGA 1.8V 1176 CLB'S 456-FPGA
标准包装: 60
系列: Spartan®-IIE
LAB/CLB数: 1176
逻辑元件/单元数: 5292
RAM 位总计: 57344
输入/输出数: 289
门数: 200000
电源电压: 1.71 V ~ 1.89 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 456-BBGA
供应商设备封装: 456-FBGA
其它名称: 122-1210
10
DS077-2 (v3.0) August 9, 2013
Product Specification
Spartan-IIE FPGA Family: Functional Description
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Input/Output Block
The Spartan-IIE FPGA IOB, as seen in Figure 4, features
inputs and outputs that support a wide variety of I/O signal-
ing standards. These high-speed inputs and outputs are
capable of supporting various state of the art memory and
bus interfaces. The default standard is LVTTL. Table 3 lists
several of the standards which are supported along with the
required reference (VREF), output (VCCO) and board termi-
nation (VTT) voltages needed to meet the standard. For
more details on the I/O standards and termination applica-
tion examples, see XAPP179, "Using SelectIO Interfaces in
Spartan-II and Spartan-IIE FPGAs."
The three IOB registers function either as edge-triggered
D-type flip-flops or as level-sensitive latches. Each IOB has
a clock signal (CLK) shared by the three registers and inde-
pendent Clock Enable (CE) signals for each register.
In addition to the CLK and CE control signals, the three reg-
isters share a Set/Reset (SR). For each register, this signal
can be independently configured as a synchronous Set, a
synchronous Reset, an asynchronous Preset, or an asyn-
chronous Clear.
A feature not shown in the block diagram, but controlled by
the software, is polarity control. The input and output buffers
and all of the IOB control signals have independent polarity
controls.
Figure 4: Spartan-IIE Input/Output Block (IOB)
Package Pin
Package
Pin
Package Pin
D
CK
EC
SR
Q
D
CK
EC
SR
Q
D
CK
EC
SR
Q
Programmable
Bias and
ESD Network
VCCO
I/O
I/O, VREF
Internal
Reference
To Next I/O
To Other
External VREF Inputs
of Bank
Notes:
1. For some I/O standards.
Programmable
Input Buffer
Programmable
Output Buffer
Programmable
Delay
VCC
VCC(1)
OE
SR
O
OCE
I
ICE
IQ
CLK
TCE
T
DS077-2_01_051501
TFF
OFF
IFF
Table 3: Standards Supported by I/O (Typical Values)
I/O Standard
Input
Reference
Voltage
(VREF)
Input
Voltage
(VCCO)
Output
Source
Voltage
(VCCO)
Board
Termination
Voltage
(VTT)
LVTTL (2-24 mA)
N/A
3.3
N/A
LVCMOS2
N/A
2.5
N/A
LVCMOS18
N/A
1.8
N/A
PCI (3V,
33 MHz/66 MHz)
N/A
3.3
N/A
GTL
0.8
N/A
1.2
GTL+
1.0
N/A
1.5
HSTL Class I
0.75
N/A
1.5
0.75
HSTL Class III
0.9
N/A
1.5
HSTL Class IV
0.9
N/A
1.5
SSTL3 Class I
and II
1.5
N/A
3.3
1.5
SSTL2 Class I
and II
1.25
N/A
2.5
1.25
CTT
1.5
N/A
3.3
1.5
AGP
1.32
N/A
3.3
N/A
LVDS, Bus LVDS
N/A
2.5
N/A
LVPECL
N/A
3.3
N/A
相关PDF资料
PDF描述
93C86CT-E/SN IC EEPROM 16KBIT 3MHZ 8SOIC
XA6SLX16-2FTG256Q IC FPGA SPARTAN 6 256FTGBGA
GMC20DTEN CONN EDGECARD 40POS .100 EYELET
93C86C-E/SN IC EEPROM 16KBIT 3MHZ 8SOIC
GMC20DTEH CONN EDGECARD 40POS .100 EYELET
相关代理商/技术参数
参数描述
XC2S200E6FG456I 制造商:XILINX 功能描述:New
XC2S200E-6FG456I 制造商:Xilinx 功能描述:FPGA, 864 CLBS, 52000 GATES, 357 MHz, PBGA456
XC2S200E-6FG676C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE FPGA
XC2S200E-6FG676I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE FPGA
XC2S200E-6FGG456C 功能描述:IC SPARTAN-IIE FPGA 200K 456FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-IIE 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)