参数资料
| 型号： | XC3120A-3PC68C |
| 厂商： | Xilinx Inc |
| 文件页数： | 41/76页 |
| 文件大小： | 0K |
| 描述： | IC LOGIC CL ARRAY 2000GAT 68PLCC |
| 产品变化通告： | XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010 |
| 标准包装： | 18 |
| 系列： | XC3000A/L |
| LAB/CLB数： | 64 |
| RAM 位总计： | 14779 |
| 输入/输出数： | 58 |
| 门数： | 1500 |
| 电源电压： | 4.25 V ~ 5.25 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC |
| 其它名称： | 122-1037 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
R
XC3000 Series Field Programmable Gate Arrays
7-48
November 9, 1998 (Version 3.1)
XC3000L Absolute Maximum Ratings
Note:
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under
Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended
periods of time may affect device reliability.
XC3000L Global Buffer Switching Characteristics Guidelines
Notes: 1. Timing is based on the XC3042A, for other devices see timing calculator.
2. The use of two pull-up resistors per Longline, available on other XC3000 devices, is not a valid option for XC3000L devices.
Symbol
Description
Units
VCC
Supply voltage relative to GND
–0.5 to +7.0
V
VIN
Input voltage with respect to GND
–0.5 to VCC +0.5
V
VTS
Voltage applied to 3-state output
–0.5 to VCC +0.5
V
TSTG
Storage temperature (ambient)
–65 to +150
°C
TSOL
Maximum soldering temperature (10 s @ 1/16 in.)
+260
°C
TJ
Junction temperature plastic
+125
°C
Junction temperature ceramic
+150
°C
Speed Grade
-8
Description
Symbol
Max
Units
Global and Alternate Clock Distribution1
Either: Normal IOB input pad through clock buffer
to any CLB or IOB clock input
Or: Fast (CMOS only) input pad through clock
buffer to any CLB or IOB clock input
TPID
TPIDC
9.0
7.0
ns
TBUF driving a Horizontal Longline (L.L.)1
I to L.L. while T is Low (buffer active)
T
↓ to L.L. active and valid with single pull-up resistor
T
↑ to L.L. High with single pull-up resistor
TIO
TON
TPUS
5.0
12.0
24.0
ns
BIDI
Bidirectional buffer delay
TBIDI
2.0
ns
Product Obsolete or Under Obsolescence
相关PDF资料 |
PDF描述 |
|---|---|
| ASC49DRYN-S93 | CONN EDGECARD 98POS DIP .100 SLD |
| XC3090A-7PC84C | IC LOGIC CL ARRAY 9000GAT 84PLCC |
| XC3064A-7PC84C | IC LOGIC CL ARRAY 6400GAT 84PLCC |
| XC3064A-7PQ160C | IC LOGIC CL ARRAY 6400GAT 160PQF |
| ASC49DRYH-S93 | CONN EDGECARD 98POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC3120A-3PC68I | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PC84C | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PC84I | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PQ100C | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PQ100I | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
发布紧急采购，3分钟左右您将得到回复。