参数资料
型号: XC3142A-3PQ100C
厂商: Xilinx Inc
文件页数: 17/76页
文件大小: 0K
描述: IC LOGIC CL ARRAY 4200GAT 100PQF
产品变化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
标准包装: 66
系列: XC3000A/L
LAB/CLB数: 144
RAM 位总计: 30784
输入/输出数: 82
门数: 3000
电源电压: 4.25 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 100-BQFP
供应商设备封装: 100-QFP(14x20)
其它名称: 122-1044
R
XC3000 Series Field Programmable Gate Arrays
7-26
November 9, 1998 (Version 3.1)
Notes:
1. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long VCC rise time of >100 ms, or a
non-monotonically rising VCC may require >6-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after VCC has reached 4.0 V (2.5 V for the XC3000L).
2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is
High.
3. Master-serial-mode timing is based on slave-mode testing.
Figure 24: Master Serial Mode Programming Switching Characteristics
Serial Data In
CCLK
(Output)
Serial DOUT
(Output)
1
TDSCK
2
TCKDS
n
n + 1
n + 2
n – 3
n – 2
n – 1
n
X3223
Description
Symbol
Min
Max
Units
CCLK
Data In setup
1
TDSCK
60
ns
Data In hold
2
CKDS
0ns
Product Obsolete or Under Obsolescence
相关PDF资料
PDF描述
AMC36DRYH-S13 CONN EDGECARD 72POS .100 EXTEND
XC3130A-3PQ100C IC LOGIC CL ARRAY 3000GAT 100PQF
XC3130A-3PC84C IC LOGIC CL ARRAY 3000GAT 84PLCC
RCB108DHBR CONN EDGECARD 216PS R/A .050 DIP
XC3120A-3PC68C IC LOGIC CL ARRAY 2000GAT 68PLCC
相关代理商/技术参数
参数描述
XC3142A-3PQ100C0262 制造商:Xilinx 功能描述:
XC3142A-3PQ100I 制造商:Xilinx 功能描述:
XC3142A-3TQ144C 制造商:Xilinx 功能描述:
XC3142A-3TQ144I 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3142A-3VQ100C 制造商:Xilinx 功能描述: