参数资料
型号: XC4010E-4PQ208C
厂商: Xilinx Inc
文件页数: 8/68页
文件大小: 0K
描述: IC FPGA 400 CLB'S 208-PQFP
产品变化通告: Product Discontinuation 28/Jul/2010
标准包装: 24
系列: XC4000E/X
LAB/CLB数: 400
逻辑元件/单元数: 950
RAM 位总计: 12800
输入/输出数: 160
门数: 10000
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 208-BFQFP
供应商设备封装: 208-PQFP(28x28)
其它名称: 122-1107
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-20
May 14, 1999 (Version 1.6)
Input/Output Blocks (IOBs)
User-congurable input/output blocks (IOBs) provide the
interface between external package pins and the internal
logic. Each IOB controls one package pin and can be con-
gured for input, output, or bidirectional signals.
Figure 15 shows a simplied block diagram of the
XC4000E IOB. A more complete diagram which includes
the boundary scan logic of the XC4000E IOB can be found
in Figure 40 on page 43, in the “Boundary Scan” section.
The XC4000X IOB contains some special features not
included in the XC4000E IOB. These features are high-
lighted in a simplied block diagram found in Figure 16, and
discussed throughout this section. When XC4000X special
features are discussed, they are clearly identied in the
text. Any feature not so identied is present in both
XC4000E and XC4000X devices.
IOB Input Signals
Two paths, labeled I1 and I2 in Figure 15 and Figure 16,
bring input signals into the array. Inputs also connect to an
input register that can be programmed as either an
edge-triggered ip-op or a level-sensitive latch.
The choice is made by placing the appropriate library sym-
bol. For example, IFD is the basic input ip-op (rising edge
triggered), and ILD is the basic input latch (transpar-
ent-High). Variations with inverted clocks are available, and
some combinations of latches and ip-ops can be imple-
mented in a single IOB, as described in the
XACT Libraries
Guide.
The XC4000E inputs can be globally congured for either
TTL (1.2V) or 5.0 volt CMOS thresholds, using an option in
the bitstream generation software. There is a slight input
hysteresis of about 300mV. The XC4000E output levels are
also congurable; the two global adjustments of input
threshold and output level are independent.
Inputs on the XC4000XL are TTL compatible and 3.3V
CMOS compatible. Outputs on the XC4000XL are pulled to
the 3.3V positive supply.
The inputs of XC4000 Series 5-Volt devices can be driven
by the outputs of any 3.3-Volt device, if the 5-Volt inputs are
in TTL mode.
Supported sources for XC4000 Series device inputs are
shown in Table 8.
01
M
0
1
01
M
0
1
M
10
M
0
3
M
1
M
I
G1
G4
F2
F1
F3
COUT
G2
G3
F4
C INUP
C IN DOWN
X2000
TO
FUNCTION
GENERATORS
M
C OUT0
Figure 14: Detail of XC4000E Dedicated Carry Logic
Product Obsolete or Under Obsolescence
相关PDF资料
PDF描述
A1225A-1PQG100I IC FPGA 2500 GATES 100-PQFP IND
IDT71V416L15BEGI8 IC SRAM 4MBIT 15NS 48FBGA
XC4025E-2HQ240C IC FPGA 1024 CLB'S 240-HQFP
IDT71V416L12BEGI8 IC SRAM 4MBIT 12NS 48FBGA
XC4020E-3HQ240C IC FPGA 784 CLB'S 240-HQFP
相关代理商/技术参数
参数描述
XC4010E-4PQ208C0262 制造商:Xilinx 功能描述:
XC4010E-4PQ208C0377 制造商:Xilinx 功能描述:
XC4010E-4PQ208C0432 制造商:Xilinx 功能描述:
XC4010E-4PQ208I 功能描述:IC FPGA I-TEMP 5V 4SPD 208-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789
XC4010L-5PC84C 功能描述:IC 3.3V FPGA 400 CLB'S 84-PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000 标准包装:24 系列:ECP2 LAB/CLB数:1500 逻辑元件/单元数:12000 RAM 位总计:226304 输入/输出数:131 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP(28x28)