参数资料
型号: XC4020E-3HQG208I
厂商: XILINX INC
元件分类: FPGA
英文描述: FPGA, 784 CLBS, 13000 GATES, 125 MHz, PQFP208
文件页数: 2/17页
文件大小: 75K
代理商: XC4020E-3HQG208I
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-110
February 11, 2000 (Version 1.8)
CLB Level-Sensitive RAM Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing methods specied by MIL-M-38510/605. All devices are 100%
functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are
representative values. For more specic, more precise, and worst-case guaranteed data, use the values reported by the
static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All timing
parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all
XC4000E devices unless otherwise noted.
Speed Grade
-4
-3
-2
-1
Units
Description
Size
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Write Operation
Address write cycle time
16x2
32x1
TWC
TWCT
8.0
ns
Write Enable pulse width (High)
16x2
32x1
TWP
TWPT
4.0
ns
Address setup time before WE
16x2
32x1
TAS
TAST
2.0
ns
Address hold time after end of WE
16x2
32x1
TAH
TAHT
2.5
2.0
ns
DIN setup time before end of WE
16x2
32x1
TDS
TDST
4.0
5.0
2.2
0.8
ns
DIN hold time after end of WE
16x2
32x1
TDH
TDHT
2.0
ns
Read Operation
Address read cycle time
16x2
32x1
TRC
TRCT
4.5
6.5
3.1
5.5
2.6
3.8
2.6
3.8
ns
Data valid after address change
(no Write Enable)
16x2
32x1
TILO
TIHO
2.7
4.7
1.8
3.2
1.6
2.7
1.6
2.7
ns
Read Operation, Clocking Data into Flip-Flop
Address setup time before clock K
16x2
32x1
TICK
TIHCK
4.0
6.1
3.0
4.6
2.4
3.9
2.4
3.9
ns
Read During Write
Data valid after WE goes active (DIN
stable before WE)
16x2
32x1
TWO
TWOT
10.0
12.0
6.0
7.3
4.9
5.6
4.9
5.6
ns
Data valid after DIN
(DIN changes during WE)
16x2
32x1
TDO
TDOT
9.0
11.0
6.6
7.6
5.8
6.2
5.8
6.2
ns
Read During Write, Clocking Data into Flip-Flop
WE setup time before clock K
16x2
32x1
TWCK
TWCKT
8.0
9.6
6.0
6.8
5.1
5.8
5.1
5.8
ns
Data setup time before clock K
16x2
32x1
TDCK
TDCKT
7.0
8.0
5.2
6.2
4.4
5.3
4.4
5.3
ns
Note 1: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.
相关PDF资料
PDF描述
XC4020E-4HQG208C FPGA, 784 CLBS, 13000 GATES, 111 MHz, PQFP208
XC4020E-4HQG208I FPGA, 784 CLBS, 13000 GATES, 111 MHz, PQFP208
XC4020E-1HQG240C FPGA, 784 CLBS, 13000 GATES, 166 MHz, PQFP240
XC4020E-2HQG240C FPGA, 784 CLBS, 13000 GATES, 125 MHz, PQFP240
XC4020E-2HQG240I FPGA, 784 CLBS, 13000 GATES, 125 MHz, PQFP240
相关代理商/技术参数
参数描述
XC4020E-3PG223C 功能描述:IC FPGA C-TEMP 5V 3SPD 223-CPGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789
XC4020E-3PG223I 功能描述:IC FPGA I-TEMP 5V 3SPD 223-CPGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789
XC4020E-4HQ208C 功能描述:IC FPGA C-TEMP 5V 4SPD 208-HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789
XC4020E-4HQ208I 功能描述:IC FPGA I-TEMP 5V 4SPD 208-HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789
XC4020E-4HQ240C 功能描述:IC FPGA C-TEMP 5V 4SPD 240-HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789