参数资料
| 型号： | XC4025E-3HQ240C |
| 厂商： | Xilinx Inc |
| 文件页数： | 67/68页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 1024 CLB'S 240-HQFP |
| 产品变化通告： | XC4000(XL,XLA,E) Discontinuation 15/Nov/2004 |
| 标准包装： | 24 |
| 系列： | XC4000E/X |
| LAB/CLB数： | 1024 |
| 逻辑元件/单元数： | 2432 |
| RAM 位总计： | 32768 |
| 输入/输出数： | 193 |
| 门数： | 25000 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 240-BFQFP 裸露焊盘 |
| 供应商设备封装： | 240-PQFP（32x32） |
| 其它名称： | 122-1119 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-12
May 14, 1999 (Version 1.6)
Supported CLB memory congurations and timing modes
for single- and dual-port modes are shown in Table 3.
XC4000 Series devices are the rst programmable logic
devices with edge-triggered (synchronous) and dual-port
RAM accessible to the user.
Edge-triggered RAM simpli-
es system timing. Dual-port RAM doubles the effective
throughput of FIFO applications. These features can be
individually programmed in any XC4000 Series CLB.
Advantages of On-Chip and Edge-Triggered RAM
The on-chip RAM is extremely fast. The read access time is
the same as the logic delay.
The write access time is
slightly slower.
Both access times are much faster than
any off-chip solution, because they avoid I/O delays.
Edge-triggered RAM, also called synchronous RAM, is a
feature never before available in a Field Programmable
Gate Array. The simplicity of designing with edge-triggered
RAM, and the markedly higher achievable performance,
add up to a signicant improvement over existing devices
with on-chip RAM.
Three application notes are available from Xilinx that dis-
cuss edge-triggered RAM: “
XC4000E Edge-Triggered and
Dual-Port
RAM
Capability,”“Implementing
FIFOs
in
XC4000E RAM,” and “Synchronous and Asynchronous
FIFO Designs.” All three application notes apply to both
XC4000E and XC4000X RAM.
RAM Conguration Options
The function generators in any CLB can be congured as
RAM arrays in the following sizes:
Two 16x1 RAMs: two data inputs and two data outputs
with identical or, if preferred, different addressing for
each RAM
One 32x1 RAM: one data input and one data output.
One F or G function generator can be congured as a 16x1
RAM while the other function generators are used to imple-
ment any function of up to 5 inputs.
Additionally, the XC4000 Series RAM may have either of
two timing modes:
Edge-Triggered (Synchronous): data written by the
designated edge of the CLB clock. WE acts as a true
clock enable.
Level-Sensitive (Asynchronous): an external WE signal
acts as the write strobe.
The selected timing mode applies to both function genera-
tors within a CLB when both are congured as RAM.
The number of read ports is also programmable:
Single Port: each function generator has a common
read and write port
Dual Port: both function generators are congured
together as a single 16x1 dual-port RAM with one write
port and two read ports. Simultaneous read and write
operations to the same or different addresses are
supported.
RAM conguration options are selected by placing the
appropriate library symbol.
Choosing a RAM Conguration Mode
The appropriate choice of RAM mode for a given design
should be based on timing and resource requirements,
desired functionality, and the simplicity of the design pro-
cess. Recommended usage is shown in Table 4.
The difference between level-sensitive, edge-triggered,
and dual-port RAM is only in the write operation. Read
operation and timing is identical for all modes of operation.
RAM Inputs and Outputs
The F1-F4 and G1-G4 inputs to the function generators act
as address lines, selecting a particular memory cell in each
look-up table.
The functionality of the CLB control signals changes when
the function generators are congured as RAM. The
DIN/H2, H1, and SR/H0 lines become the two data inputs
(D0, D1) and the Write Enable (WE) input for the 16x2
memory. When the 32x1 conguration is selected, D1 acts
as the fth address bit and D0 is the data input.
The contents of the memory cell(s) being addressed are
available at the F’ and G’ function-generator outputs. They
can exit the CLB through its X and Y outputs, or can be cap-
tured in the CLB ip-op(s).
Conguring the CLB function generators as Read/Write
memory does not affect the functionality of the other por-
Table 3: Supported RAM Modes
16
x
1
16
x
2
32
x
1
Edge-
Triggered
Timing
Level-
Sensitive
Timing
Single-Port
√√√
√
Dual-Port
√
Table 4: RAM Mode Selection
Level-Sens
itive
Edge-Trigg
ered
Dual-Port
Edge-Trigg
ered
Use for New
Designs?
No
Yes
Size (16x1,
Registered)
1/2 CLB
1 CLB
Simultaneous
Read/Write
No
Yes
Relative
Performance
X2X
2X (4X
effective)
Product Obsolete or Under Obsolescence
相关PDF资料 |
PDF描述 |
|---|---|
| XC4013E-3PQ160C | IC FPGA 576 CLB'S 160-PQFP |
| XC4010E-4PQ208C | IC FPGA 400 CLB'S 208-PQFP |
| A1225A-1PQG100I | IC FPGA 2500 GATES 100-PQFP IND |
| IDT71V416L15BEGI8 | IC SRAM 4MBIT 15NS 48FBGA |
| XC4025E-2HQ240C | IC FPGA 1024 CLB'S 240-HQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC4025E-3HQ240I | 功能描述:IC FPGA I-TEMP 5V 3SPD 240-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4025E-3HQ304C | 功能描述:IC FPGA C-TEMP 5V 3SPD 304-HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4025E3HQ304I | 制造商:XILINX 功能描述:New |
| XC4025E-3HQ304I | 功能描述:IC FPGA I-TEMP 5V 3SPD 304-HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4025E-3PG223C | 功能描述:IC FPGA C-TEMP 5V 3SPD 223-CPGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
发布紧急采购，3分钟左右您将得到回复。