参数资料
型号: XC4028EX-3HQ208C
厂商: Xilinx Inc
文件页数: 58/68页
文件大小: 0K
描述: IC FPGA 1024 CLB'S 208-HQFP
标准包装: 24
系列: XC4000E/X
LAB/CLB数: 1024
逻辑元件/单元数: 2432
RAM 位总计: 32768
输入/输出数: 160
门数: 28000
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 208-BFQFP 裸露焊盘
供应商设备封装: 208-PQFP(28x28)
其它名称: 122-1127
R
May 14, 1999 (Version 1.6)
6-65
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics
0
DOUT
CCLK
1
2
345
6
7
BYTE
0
BYTE
1
BYTE 0 OUT
BYTE 1 OUT
RDY/BUSY
INIT
1
0
X6096
Description
Symbol
Min
Max
Units
CCLK
INIT (High) setup time
TIC
5
s
D0 - D7 setup time
TDC
60
ns
D0 - D7 hold time
TCD
0ns
CCLK High time
TCCH
50
ns
CCLK Low time
TCCL
60
ns
CCLK Frequency
FCC
8
MHz
Notes:
1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the
rst data byte on the second rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every
eighth consecutive rising edge of CCLK.
2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does
not require such a response.
3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.
4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore,
additional CCLK pulses are clearly required after the last byte has been loaded.
Product Obsolete or Under Obsolescence
相关PDF资料
PDF描述
XC4028EX-2HQ208C IC FPGA 1024 CLB'S 208-HQFP
IDT71V424L15PHGI8 IC SRAM 4MBIT 15NS 44TSOP
IDT7164S25YGI IC SRAM 64KBIT 25NS 28SOJ
XC4025E-3HQ240C IC FPGA 1024 CLB'S 240-HQFP
XC4013E-3PQ160C IC FPGA 576 CLB'S 160-PQFP
相关代理商/技术参数
参数描述
XC4028EX-3HQ208I 制造商:Xilinx 功能描述:
XC4028EX-3HQ240C 制造商:Xilinx 功能描述:
XC4028EX-3HQ240I 制造商:Xilinx 功能描述:
XC4028EX-3HQ304C 制造商:Xilinx 功能描述:
XC4028EX-4BG352I 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:FPGA, 1024 CLBS, 18000 GATES, 143 MHz, PBGA352