参数资料
| 型号： | XC5VFX70T-2FFG665C |
| 厂商： | Xilinx Inc |
| 文件页数： | 12/13页 |
| 文件大小： | 0K |
| 描述： | IC FPGA VIRTEX-5FX 70K 665-FCBGA |
| 标准包装： | 1 |
| 系列： | Virtex®-5 FXT |
| LAB/CLB数： | 5600 |
| 逻辑元件/单元数： | 71680 |
| RAM 位总计： | 5455872 |
| 输入/输出数： | 360 |
| 电源电压： | 0.95 V ~ 1.05 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 665-BBGA，FCBGA |
| 供应商设备封装： | 665-FCBGA |
| 配用： | 568-5088-ND - BOARD DEMO DAC1408D750 DK-V5-EMBD-ML507-G-J-ND - DEV KIT V5 W/ISM & EDK JAPAN DK-V5-EMBD-ML507-G-ND - DEV KIT V5 W/ISM & EDK HW-V5-ML507-UNI-G-ND - EVAL PLATFORM V5 FXT |
Virtex-5 Family Overview
8
DS100 (v5.0) February 6, 2009
Product Specification
R
Global Clocking
The CMTs and global-clock multiplexer buffers provide a
complete solution for designing high-speed clock networks.
Each CMT contains two DCMs and one PLL. The DCMs
and PLLs can be used independently or extensively
cascaded. Up to six CMT blocks are available, providing up
to eighteen total clock generator elements.
Each DCM provides familiar clock generation capability. To
generate deskewed internal or external clocks, each DCM
can be used to eliminate clock distribution delay. The DCM
also provides 90°, 180°, and 270° phase-shifted versions of
the output clocks. Fine-grained phase shifting offers higher-
resolution phase adjustment with fraction of the clock period
increments. Flexible frequency synthesis provides a clock
output frequency equal to a fractional or integer multiple of
the input clock frequency.
To augment the DCM capability, Virtex-5 FPGA CMTs also
contain a PLL. This block provides reference clock jitter
filtering and further frequency synthesis options.
Virtex-5 devices have 32 global-clock MUX buffers. The
clock tree is designed to be differential. Differential clocking
helps reduce jitter and duty cycle distortion.
DSP48E Slices
DSP48E slice resources contain a 25 x 18 two’s
complement multiplier and a 48-bit
adder/subtacter/accumulator. Each DSP48E slice also
contains extensive cascade capability to efficiently
implement high-speed DSP algorithms.
The Virtex-5 FPGA DSP48E slice features are further
discussed in Virtex-5 FPGA XtremeDSP Design
Considerations.
Routing Resources
All components in Virtex-5 devices use the same
interconnect scheme and the same access to the global
routing matrix. In addition, the CLB-to-CLB routing is
designed to offer a complete set of connectivity in as few
hops as possible. Timing models are shared, greatly
improving the predictability of the performance for high-
speed designs.
Boundary Scan
Boundary-Scan instructions and associated data registers
support a standard methodology for accessing and
configuring Virtex-5 devices, complying with IEEE
standards 1149.1 and 1532.
Configuration
Virtex-5 devices are configured by loading the bitstream into
internal configuration memory using one of the following
modes:
Slave-serial mode
Master-serial mode
Slave SelectMAP mode
Master SelectMAP mode
Boundary-Scan mode (IEEE-1532 and -1149)
SPI mode (Serial Peripheral Interface standard Flash)
BPI-up/BPI-down modes (Byte-wide Peripheral
interface standard x8 or x16 NOR Flash)
In addition, Virtex-5 devices also support the following
configuration options:
256-bit AES bitstream decryption for IP protection
Multi-bitstream management (MBM) for cold/warm boot
support
Parallel configuration bus width auto-detection
Parallel daisy chain
Configuration CRC and ECC support for the most
robust, flexible device integrity checking
Virtex-5 device configuration is further discussed in the
Virtex-5 FPGA Configuration Guide.
System Monitor
FPGAs are an important building block in high
availability/reliability infrastructure. Therefore, there is need
to better monitor the on-chip physical environment of the
FPGA and its immediate surroundings within the system.
For the first time, the Virtex-5 family System Monitor
facilitates easier monitoring of the FPGA and its external
environment. Every member of the Virtex-5 family contains
a System Monitor block. The System Monitor is built around
a 10-bit 200kSPS ADC (Analog-to-Digital Converter). This
ADC is used to digitize a number of on-chip sensors to
provide information about the physical environment within
the FPGA. On-chip sensors include a temperature sensor
and power supply sensors. Access to the external
environment is provided via a number of external analog
input channels. These analog inputs are general purpose
and can be used to digitize a wide variety of voltage signal
types. Support for unipolar, bipolar, and true differential
input schemes is provided. There is full access to the on-
chip sensors and external channels via the JTAG TAP,
allowing the existing JTAG infrastructure on the PC board to
be used for analog test and advanced diagnostics during
development or after deployment in the field. The System
Monitor is fully operational after power up and before
configuration of the FPGA. System Monitor does not require
an explicit instantiation in a design to gain access to its
basic functionality. This allows the System Monitor to be
used even at a late stage in the design cycle.
The Virtex-5 FPGA System Monitor is further discussed in
theVirtex-5 FPGA System Monitor User Guide.
相关PDF资料 |
PDF描述 |
|---|---|
| XC5VSX50T-2FFG1136C | IC FPGA VIRTEX-5 50K 1136FBGA |
| XC5VSX50T-2FF1136C | IC FPGA VIRTEX-5 50K 1136FBGA |
| XC6VLX130T-2FF1156C | IC FPGA VIRTEX 6 128K 1156FFBGA |
| XC6VLX130T-2FFG1156C | IC FPGA VIRTEX 6 128K 1156FFGBGA |
| XC6VLX130T-L1FFG1156C | IC FPGA VIRTEX 6 128K 1156FFGBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC5VFX70T-2FFG665CES | 制造商:Xilinx 功能描述: |
| XC5VFX70T-2FFG665I | 功能描述:IC FPGA VIRTEX-5FX 70K 665-FCBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 FXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
| XC5VFX70T-3FF1136C | 制造商:Xilinx 功能描述:IC FPGA VIRTEX5FX 30K 1136BGA 制造商:Xilinx 功能描述:IC FPGA 640 I/O 1136FCBGA |
| XC5VFX70T-3FF665C | 制造商:Xilinx 功能描述:IC FPGA VIRTEX5FX 70K 665-FCBGA 制造商:Xilinx 功能描述:IC FPGA 360 I/O 665FCBGA |
| XC5VFX70T-3FFG1136C | 功能描述:IC FPGA VIRTEX 5 70K 1136FFGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 FXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
发布紧急采购，3分钟左右您将得到回复。