参数资料
型号: XC5VLX330T-1FFG1738I
厂商: Xilinx Inc
文件页数: 87/91页
文件大小: 0K
描述: IC FPGA VIRTEX-5 330K 1738FBGA
标准包装: 1
系列: Virtex®-5 LXT
LAB/CLB数: 25920
逻辑元件/单元数: 331776
RAM 位总计: 11943936
输入/输出数: 960
电源电压: 0.95 V ~ 1.05 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 1738-BBGA,FCBGA
供应商设备封装: 1738-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML525-FXT-UNI-G-J-ND - EVAL BD ROCKETIO GTX VIRTEX5 JPN
HW-V5-ML525-FXT-UNI-G-ND - EVAL BOARD ROCKETIO GTX VIRTEX5
HW-V5-ML525-UNI-G-ND - EVAL PLATFORM ROCKET IO VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
88
05/18/07
3.1
Added typical values for n and r in Table 3.
Revised and added values to Table 4.
Revised standard I/O levels in Table 7.
Changed the design software version that matches this data sheet above Table 54 on page 30.
In Switching Characteristics, the following values are revised:
LVTTL, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).
LVCMOS33, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).
LVCMOS25, Slow and Fast, 2 mA and 4 mA, and Fast 12 mA (Table 56).
LVCMOS18, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).
LVCMOS15 and LVCMOS12, Slow and Fast, 2 mA (Table 56).
TIDOCK and TIDOCKD in Table 60.
Setup/Hold for Control Lines and Data Lines in Table 62.
Add TIDELAYPAT_JIT and revised TIDELAYRESOLUTION in Table 64, page 44 and added Notes 1 and 2.
Revised TRCK page 45 and removed TCKSR Table 65, page 44.
Replaced TTWC with TMCP symbol in Table 66, page 46.
Revised TCECK in Table 67.
Revised TRCKO_FLAGS and TRDCK_DI_ECC encode only in Table 68.
Revised Hold Times of Data/Control Pins to the Input Register Clock.
Setup/Hold times of {PCIN, CARRYCASCIN, MULTSIGNIN} input to P register CLK. Hold times of
some of the CE pins. Hold times of some of the RST pins. Hold times of {A, B} input to {P,
CARRYOUT} output using multiplier and {ACIN, BCIN} input to {P, CARRYOUT} output using
multiplier, CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier, in Table 69.
Updated and added values to Table 70, page 51.
Revised -1 speed FMAX value in Table 72, page 53.
Added Note 4 to TLOCKMAX and revised FINDUTY, FINMAX,and FVCOMAX in Table 74, page 55.
Added ± values to Table 79 and Table 80. Changed TOUT_OFFSET in Table 80.
Revised values in Table 84 through Table 90.
Revised values in Table 91 through Table 97.
Revised values in Table98, page83.
Added package skew values to Table 99, page 84.
Revised values in Table 101, page 85.
06/15/07
3.2
Updated TSTG in Table 1.
Corrected VOH/VOL in Table 9 and Table10, page8.
Changed the design software version that matches this data sheet above Table 54 on page 30.
Added TIODELAY_CLK_MAX and revised TCKSR in Table 64, page 44.
Corrected units to ns in Table 98, page 83.
Date
Version
Revision
相关PDF资料
PDF描述
XC5VLX330T-1FF1738I IC FPGA VIRTEX-5 330K 1738FBGA
XC5VSX240T-2FFG1738C IC FPGA VIRTEX 5 40K 1738FFGBGA
ABB106DHRT-S621 CONN EDGECARD EXTEND 212POS .050
XC6VLX760-1FF1760I IC FPGA VIRTEX-6LX 1760FFBGA
ACB106DHRT-S578 CONN EDGECARD EXTEND 212POS .050
相关代理商/技术参数
参数描述
XC5VLX330T-2FF1738C 功能描述:IC FPGA VIRTEX-5 330K 1738FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-5 LXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
XC5VLX330T-2FF1738CES 制造商:Xilinx 功能描述:
XC5VLX330T-2FFG1738C 功能描述:IC FPGA VIRTEX-5 330K 1738FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-5 LXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
XC5VLX330T-2FFG1738CES 制造商:Xilinx 功能描述:
XC5VLX330T-2FFG1738CES9993 制造商:Xilinx 功能描述: