参数资料
型号: XC95288XV-7PQ208C
厂商: XILINX INC
元件分类: PLD
英文描述: High-Performance CPLD
中文描述: FLASH PLD, 7.5 ns, PQFP208
封装: PLASTIC, QFP-208
文件页数: 9/14页
文件大小: 133K
代理商: XC95288XV-7PQ208C
XC95288XV High-Performance CPLD
4
DS050 (v3.0) June 25, 2007
Product Specification
R
Supported I/O Standards
The XC95288XV CPLD features both LVCMOS and LVTTL
I/O implementations. See Table 1 for I/O standard voltages.
The LVTTL I/O standard is a general purpose EIA/JEDEC
standard for 3.3V applications that use an LVTTL input
buffer and Push-Pull output buffer. The LVCMOS2 standard
is used in 2.5V applications.
XC9500XV CPLDs are also 1.8V I/O compatible. The
X25TO18 setting is provided for generating 1.8V compatible
outputs from a CPLD normally operating in a 2.5V environ-
ment. The ISE software automatically groups outputs with
matching IOSTANDARD settings into the same VCCIO bank
when no location constraints are specified. The default I/O
Standard for pads without IOSTANDARD attributes is
LVTTL for XC9500XV devices.
Absolute Maximum Ratings
Recommended Operation Conditions
Table 1: IOSTANDARD Options
IOSTANDARD
VCCIO
LVTTL
3.3V
LVCMOS2
2.5V
X25TO18
1.8V
Symbol
Description
Value
Units
VCC
Supply voltage relative to GND
–0.5 to 2.7
V
VCCIO
Supply voltage for output drivers
–0.5 to 3.6
V
VIN
Input voltage relative to GND(1)
–0.5 to 3.6
V
VTS
Voltage applied to 3-state output(1)
–0.5 to 3.6
V
TSTG
Storage temperature (ambient)
–65 to +150
oC
TJ
Junction temperature
+150
oC
Notes:
1.
Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the
device pins may undershoot to –2.0V or overshoot to +3.6V, provided this over- or undershoot lasts less than 10 ns and with the
forcing current being limited to 200 mA.
2.
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
3.
For solder specifications, see Xilinx Packaging.
Symbol
Parameter
Min
Max
Units
VCCINT
Supply voltage for internal logic
and input buffers
Commercial TA = 0oC to +70oC
2.37
2.62
V
Industrial TA = –40oC to +85oC
2.37
2.62
VCCIO
Supply voltage for output drivers for 3.3V operation
3.0
3.6
V
Supply voltage for output drivers for 2.5V operation
2.37
2.62
V
Supply voltage for output drivers for 1.8V operation
1.71
1.89
V
VIL
Low-level input voltage
0
0.8
V
VIH
High-level input voltage
1.7
3.6
V
VO
Output voltage
0
VCCIO
V
相关PDF资料
PDF描述
XC95288XV High-Performance CPLD
XCA1A POWER/SIGNAL RELAY, SPDT, MOMENTARY, 0.056A (COIL), 28VDC (COIL), 1568mW (COIL), 10A (CONTACT), 28VDC (CONTACT), SOCKET MOUNT
XCA1N POWER/SIGNAL RELAY, SPDT, MOMENTARY, 0.056A (COIL), 28VDC (COIL), 1568mW (COIL), 10A (CONTACT), 28VDC (CONTACT), SOCKET MOUNT
XCD1N POWER/SIGNAL RELAY, SPDT, MOMENTARY, 0.056A (COIL), 28VDC (COIL), 1568mW (COIL), 10A (CONTACT), 28VDC (CONTACT), SOCKET MOUNT
XCD2A POWER/SIGNAL RELAY, SPDT, MOMENTARY, 0.056A (COIL), 28VDC (COIL), 1568mW (COIL), 10A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
相关代理商/技术参数
参数描述
XC95288XV-7PQ208I 制造商:XILINX 制造商全称:XILINX 功能描述:High-Performance CPLD
XC95288XV-7TQ144C 功能描述:IC CPLD 2.5V ISP 144-TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:XC9500XV 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP(28x28) 包装:托盘
XC95288XV-7TQ144I 制造商:Xilinx 功能描述:
XC95288XVSERIES 制造商:XILINX 制造商全称:XILINX 功能描述:High-Performance CPLD
XC9536 制造商:XILINX 制造商全称:XILINX 功能描述:XC9536 In-System Programmable CPLD