- 您现在的位置：买卖IC网 > PDF目录19907 > XCF16PVOG48C (Xilinx Inc)IC PROM SRL 1.8V 16M GATE 48TSOP PDF资料下载
参数资料
| 型号： | XCF16PVOG48C |
| 厂商： | Xilinx Inc |
| 文件页数： | 13/35页 |
| 文件大小： | 0K |
| 描述： | IC PROM SRL 1.8V 16M GATE 48TSOP |
| 产品变化通告： | VOG48 New Shipping Trays Notification 25/Apr/2011 |
| 标准包装： | 96 |
| 可编程类型： | 系统内可编程 |
| 存储容量： | 16Mb |
| 电源电压： | 1.65 V ~ 2 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-TFSOP（0.724"，18.40mm 宽） |
| 供应商设备封装： | 48-TSOP |
| 包装： | 管件 |
| 产品目录页面： | 601 (CN2011-ZH PDF) |
| 其它名称： | 122-1456-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
20
R
THXT
EN_EXT_SEL hold time from CF, CE, or OE/RESET when VCCO = 3.3V or 2.5V
300
–
ns
EN_EXT_SEL hold time from CF, CE, or OE/RESET when VCCO = 1.8V
300
–
ns
TSRV
REV_SEL setup time to CF, CE, or OE/RESET when VCCO = 3.3V or 2.5V
300
–
ns
REV_SEL setup time to CF, CE, or OE/RESET when VCCO = 1.8V
300
–
ns
THRV
REV_SEL hold time from CF, CE, or OE/RESET when VCCO = 3.3V or 2.5V
300
–
ns
REV_SEL hold time from CF, CE, or OE/RESET when VCCO = 1.8V
300
–
ns
Notes:
1.
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
2.
Float delays are measured with 5 pF AC loads.Transition is measured at ±200 mV from steady-state active levels.
3.
Guaranteed by design, not tested.
4.
All AC parameters are measured with VIL = 0.0V and VIH = 3.0V.
5.
If THCE High < 2 s, TCE = 2 s.
6.
If THOE Low < 2 s, TOE = 2 s.
7.
This is the minimum possible TCYCO. Actual TCYCO = TCCDD + FPGA Data setup time. Example: With the XCF32P in serial mode with VCCO
at 3.3V, if FPGA Data setup time = 15 ns, then the actual TCYCO = 25 ns +15 ns = 40 ns.
8.
The delay before the enabled CLKOUT signal begins clocking data out of the device is dependent on the clocking configuration. The delay
before CLKOUT is enabled increases if decompression is enabled.
9.
Slower CLK frequency option might be required to meet the FPGA data sheet setup time.
10. When decompression is enabled, the CLKOUT signal becomes a controlled clock output. When decompressed data is available, CLKOUT
toggles at the source clock frequency (either the selected internal clock frequency or the external CLK input frequency). When
decompressed data is not available, the CLKOUT pin is parked High. If CLKOUT is used, then it must be pulled High externally using a
4.7 k
Ω pull-up to V
CCO.
11. When JTAG CONFIG command is issued, PROM drives CF Low for at least the THCF minimum.
Symbol
Description
XCF08P, XCF16P,
XCF32P
Units
Min
Max
相关PDF资料 |
PDF描述 |
|---|---|
| GRM1885C1H911JA01D | CAP CER 910PF 50V 5% NP0 0603 |
| EEM08DSEF | CONN EDGECARD 16POS .156 EYELET |
| XCF16PFSG48C | IC PROM SRL 1.8V 16M 48CSBGA |
| AYM22DTBH | CONN EDGECARD 44POS R/A .156 SLD |
| GRM188R61A225ME34D | CAP CER 2.2UF 10V 20% X5R 0603 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCF16PVOG48C0936 | 制造商:Xilinx 功能描述:XLXXCF16PVOG48C0936 PROM |
| XCF16PVOG48C4118 | 制造商:Xilinx 功能描述: |
| XCF3 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF3 |
| XCF32P | 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs |
| XCF32PF48 | 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
发布紧急采购，3分钟左右您将得到回复。