- 您现在的位置：买卖IC网 > PDF目录19907 > XCF16PVOG48C (Xilinx Inc)IC PROM SRL 1.8V 16M GATE 48TSOP PDF资料下载
参数资料
| 型号： | XCF16PVOG48C |
| 厂商： | Xilinx Inc |
| 文件页数： | 16/35页 |
| 文件大小： | 0K |
| 描述： | IC PROM SRL 1.8V 16M GATE 48TSOP |
| 产品变化通告： | VOG48 New Shipping Trays Notification 25/Apr/2011 |
| 标准包装： | 96 |
| 可编程类型： | 系统内可编程 |
| 存储容量： | 16Mb |
| 电源电压： | 1.65 V ~ 2 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-TFSOP（0.724"，18.40mm 宽） |
| 供应商设备封装： | 48-TSOP |
| 包装： | 管件 |
| 产品目录页面： | 601 (CN2011-ZH PDF) |
| 其它名称： | 122-1456-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
23
R
AC Characteristics Over Operating Conditions When Cascading
X-Ref Target - Figure 10
Symbol
Description
XCF01S, XCF02S,
XCF04S
XCF08P, XCF16P,
XCF32P
Units
Min
Max
Min
Max
TCDF
CLK to output float delay(2,3)
when VCCO = 2.5V or 3.3V
–
25
–
20
ns
CLK to output float delay(2,3) when VCCO = 1.8V
–
35
–
20
ns
TOCK
CLK to CEO delay(3,5) when VCCO = 2.5V or 3.3V
–
20
–
20
ns
CLK to CEO delay(3,5) when VCCO = 1.8V
–
35
–
20
ns
TOCE
CE to CEO delay(3,6) when VCCO = 2.5V or 3.3V
–
20
–
80
ns
CE to CEO delay(3,6) when VCCO = 1.8V
–
35
–
80
ns
TOOE
OE/RESET to CEO delay(3) when VCCO = 2.5V or 3.3V
–
20
–
80
ns
OE/RESET to CEO delay(3) when VCCO = 1.8V
–
35
–
80
ns
TCOCE
CLKOUT to CEO delay when VCCO = 2.5V or 3.3V
–
20
ns
CLKOUT to CEO delay when VCCO = 1.8V
–
20
ns
TCODF
CLKOUT to output float delay
when VCCO = 2.5V or 3.3V
–
25
ns
CLKOUT to output float delay when VCCO = 1.8V
–
25
ns
Notes:
1.
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
2.
Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
3.
Guaranteed by design, not tested.
4.
All AC parameters are measured with VIL = 0.0V and VIH = 3.0V.
5.
For cascaded PROMs, if the FPGA’s dual-purpose configuration data pins are set to persist as configuration pins, the minimum period is
increased based on the CLK to CEO and CE to data propagation delays:
- TCYC minimum = TOCK + TCE + FPGA Data setup time
- TCAC maximum = TOCK + TCE
6.
For cascaded PROMs, if the FPGA’s dual-purpose configuration data pins become general I/O pins after configuration; to allow for the
disable to propagate to the cascaded PROMs and to avoid contention on the data lines following configuration, the minimum period is
increased based on the CE to CEO and CE to data propagation delays:
- TCYC minimum = TOCE + TCE
- TCAC maximum = TOCK + TCE
OE/RESET
CE
CLK
CLKOUT
(optional)
DATA
CEO
TOCE
TOOE
First Bit
Last Bit
TCDF
TCODF
TOCK
TCOCE
ds123_23_102203
相关PDF资料 |
PDF描述 |
|---|---|
| GRM1885C1H911JA01D | CAP CER 910PF 50V 5% NP0 0603 |
| EEM08DSEF | CONN EDGECARD 16POS .156 EYELET |
| XCF16PFSG48C | IC PROM SRL 1.8V 16M 48CSBGA |
| AYM22DTBH | CONN EDGECARD 44POS R/A .156 SLD |
| GRM188R61A225ME34D | CAP CER 2.2UF 10V 20% X5R 0603 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCF16PVOG48C0936 | 制造商:Xilinx 功能描述:XLXXCF16PVOG48C0936 PROM |
| XCF16PVOG48C4118 | 制造商:Xilinx 功能描述: |
| XCF3 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF3 |
| XCF32P | 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs |
| XCF32PF48 | 制造商:XILINX 制造商全称:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
发布紧急采购，3分钟左右您将得到回复。