参数资料
| 型号： | XCS05-3VQ100I |
| 厂商： | Xilinx Inc |
| 文件页数： | 7/83页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 5V I-TEMP 100-VQFP |
| 产品变化通告： | Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010 |
| 标准包装： | 90 |
| 系列： | Spartan® |
| LAB/CLB数： | 100 |
| 逻辑元件/单元数： | 238 |
| RAM 位总计： | 3200 |
| 输入/输出数： | 77 |
| 门数： | 5000 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 100-TQFP |
| 供应商设备封装： | 100-VQFP（14x14） |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v2.0) March 1, 2013
15
Product Specification
R
Product Obsolete/Under Obsolescence
WCLK can be configured as active on either the rising edge
(default) or the falling edge. While the WCLK input to the
RAM accepts the same signal as the clock input to the asso-
ciated CLB’s flip-flops, the sense of this WCLK input can be
inverted with respect to the sense of the flip-flop clock
inputs. Consequently, within the same CLB, data at the
RAM SPO line can be stored in a flip-flop with either the
same or the inverse clock polarity used to write data to the
RAM.
The WE input is active High and cannot be inverted within
the CLB.
Allowing for settling time, the data on the SPO output
reflects the contents of the RAM location currently
addressed. When the address changes, following the asyn-
chronous delay TILO, the data stored at the new address
location will appear on SPO. If the data at a particular RAM
address is overwritten, after the delay TWOS, the new data
will appear on SPO.
Dual-Port Mode
In dual-port mode, the function generators (F-LUT and
G-LUT) are used to create a 16 x 1 dual-port memory. Of
the two data ports available, one permits read and write
operations at the address specified by A[3:0] while the sec-
ond provides only for read operations at the address speci-
fied independently by DPRA[3:0]. As a result, simultaneous
read/write operations at different addresses (or even at the
same address) are supported.
The functional organization of the 16 x 1 dual-port RAM is
shown in Figure 14. The dual-port RAM signals and the
Figure 13: Data Write and Access Timing for RAM
DS060_13_080400
WCLK (K)
WE
ADDRESS
DATA IN
DATA OUT
OLD
NEW
TDSS
TDHS
TASS
TAHS
TWSS
TWPS
TWHS
TWOS
TILO
Figure 14: Logic Diagram for the Dual-Port RAM
WE
WCLK
A[3:0]
D
4
SPO
DPRA[3:0]
INPUT
REGISTER
WRITE
R
O
W
SELECT
WRITE
CONTROL
READ
OUT
16 x 1
RAM
READ
R
O
W
SELECT
DS060_14_043001
DPO
WRITE
R
O
W
SELECT
WRITE
CONTROL
READ
OUT
16 x 1
RAM
READ
R
O
W
SELECT
相关PDF资料 |
PDF描述 |
|---|---|
| XCS05-3PC84C | IC FPGA 5V C-TEMP 84-PLCC |
| MPC862PCZQ80B | IC MPU PWRQUICC 80MHZ 357-PBGA |
| IDT7024L15JG8 | IC SRAM 64KBIT 15NS 84PLCC |
| IDT7024L15J8 | IC SRAM 64KBIT 15NS 84PLCC |
| IDT7133LA25PFGI | IC SRAM 32KBIT 25NS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCS05-3VQ144C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3VQ144I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3VQ208C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3VQ208I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3VQ240C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。