参数资料
型号: XCS10-3VQG100C
厂商: Xilinx Inc
文件页数: 46/83页
文件大小: 0K
描述: IC FPGA 5V C-TEMP 100-VQFP
产品变化通告: Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010
标准包装: 90
系列: Spartan®
LAB/CLB数: 196
逻辑元件/单元数: 466
RAM 位总计: 6272
输入/输出数: 77
门数: 10000
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Spartan and Spartan-XL FPGA Families Data Sheet
50
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Spartan Family IOB Input Switching Characteristic Guidelines
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
in the Xilinx Development System) and back-annotated to
the simulation netlist. These path delays, provided as a
guideline, have been extracted from the static timing ana-
lyzer report. All timing parameters assume worst-case oper-
ating conditions (supply voltage and junction temperature).
Symbol
Description
Device
Speed Grade
Units
-4
-3
Min
Max
Min
Max
Setup Times - TTL Inputs(1)
TECIK
Clock Enable (EC) to Clock (IK), no delay
All devices
1.6
-
2.1
-
ns
TPICK
Pad to Clock (IK), no delay
All devices
1.5
-
2.0
-
ns
Hold Times
TIKEC
Clock Enable (EC) to Clock (IK), no delay
All devices
0.0
-
0.9
-
ns
All Other Hold Times
All devices
0.0
-
0.0
-
ns
Propagation Delays - TTL Inputs(1)
TPID
Pad to I1, I2
All devices
-
1.5
-
2.0
ns
TPLI
Pad to I1, I2 via transparent input latch, no delay
All devices
-
2.8
-
3.6
ns
TIKRI
Clock (IK) to I1, I2 (flip-flop)
All devices
-
2.7
-
2.8
ns
TIKLI
Clock (IK) to I1, I2 (latch enable, active Low)
All devices
-
3.2
-
3.9
ns
Delay Adder for Input with Delay Option
TDelay
TECIKD = TECIK + TDelay
TPICKD = TPICK + TDelay
TPDLI = TPLI + TDelay
XCS05
3.6
-
4.0
-
ns
XCS10
3.7
-
4.1
-
ns
XCS20
3.8
-
4.2
-
ns
XCS30
4.5
-
5.0
-
ns
XCS40
5.5
-
5.5
-
ns
Global Set/Reset
TMRW
Minimum GSR pulse width
All devices
11.5
-
13.5
-
ns
TRRI
Delay from GSR input to any Q
XCS05
-
9.0
-
11.3
ns
XCS10
-
9.5
-
11.9
ns
XCS20
-
10.0
-
12.5
ns
XCS30
-
10.5
-
13.1
ns
XCS40
-
11.0
-
13.8
ns
Notes:
1.
Delay adder for CMOS Inputs option: for -3 speed grade, add 0.4 ns; for -4 speed grade, add 0.2 ns.
2.
Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock
input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
3.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
相关PDF资料
PDF描述
XCV600E-8HQ240C IC FPGA 1.8V C-TEMP 240-HQFP
XCV812E-8FG900C IC FPGA 1.8V C-TEMP 900-FBGA
XE8801AMI000WP SENSING MACHINE WITH 16 + 10 BIT
XE8802MI035LF IC DAS 16BIT FLASH 8K 100-LQFP
XE8805AMI028LF IC DAS 16BIT FLASH 8K MTP 64LQFP
相关代理商/技术参数
参数描述
XCS10-4BG100C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-4BG100I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-4BG144C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-4BG144I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-4BG208C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays