- 您现在的位置：买卖IC网 > PDF目录300150 > XCS10XL-4PC84C (XILINX INC) Spartan and Spartan-XL Families Field Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | XCS10XL-4PC84C |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| 中文描述： | FPGA, 196 CLBS, 3000 GATES, 217 MHz, PQCC84 |
| 封装： | PLASTIC, LCC-84 |
| 文件页数： | 55/83页 |
| 文件大小： | 770K |
| 代理商： | XCS10XL-4PC84C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v1.8) June 26, 2008
59
Product Specification
R
Spartan-XL Family Pin-to-Pin Input Parameter Guidelines
All devices are 100% functionally tested. Pin-to-pin timing
parameters are derived from measuring external and inter-
nal test patterns and are guaranteed over worst-case oper-
ating conditions (supply voltage and junction temperature).
Listed below are representative values for typical pin loca-
tions and normal clock loading.
Spartan-XL Family Setup and Hold
Capacitive Load Factor
Figure 35 shows the relationship between I/O output delay
and load capacitance. It allows a user to adjust the specified
output delay if the load capacitance is different than 50 pF.
For example, if the actual load capacitance is 120 pF, add
2.5 ns to the specified delay. If the load capacitance is 20
pF, subtract 0.8 ns from the specified output delay.
Figure 35 is usable over the specified operating conditions
of voltage and temperature and is independent of the output
slew rate control.
Symbol
Description
Device
Speed Grade
Units
-5
-4
Max
Input Setup/Hold Times Using Global Clock and IFF
TSUF/THF
No Delay
XCS05XL
1.1/2.0
1.6/2.6
ns
XCS10XL
1.0/2.2
1.5/2.8
ns
XCS20XL
0.9/2.4
1.4/3.0
ns
XCS30XL
0.8/2.6
1.3/3.2
ns
XCS40XL
0.7/2.8
1.2/3.4
ns
TSU/TH
Full Delay
XCS05XL
3.9/0.0
5.1/0.0
ns
XCS10XL
4.1/0.0
5.3/0.0
ns
XCS20XL
4.3/0.0
5.5/0.0
ns
XCS30XL
4.5/0.0
5.7/0.0
ns
XCS40XL
4.7/0.0
5.9/0.0
ns
Notes:
1.
IFF = Input Flip-Flop or Latch
2.
Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a
reference load of one clock pin per IOB/CLB.
Figure 35: Delay Factor at Various Capacitive Loads
DS060_35_080400
-2
0
20
406080
Capacitance (pF)
Delta
Dela
y
(ns)
100
120
140
-1
0
1
2
3
相关PDF资料 |
PDF描述 |
|---|---|
| XCS40XL-5PQ208C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5PQ240C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5CS144C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5PC84C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5TQ144C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCS10XL-4PC84I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-4PCG84C | 制造商:Xilinx 功能描述:IC CMOS FPGA SMD PLCC84 3.3V |
| XCS10XL-4PQ100C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-4PQ100I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-4PQ144C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。