- 您现在的位置：买卖IC网 > PDF目录4005 > XPC850CVR50BU (Freescale Semiconductor)IC MPU POWERQUICC 50MHZ 256-PBGA PDF资料下载
参数资料
| 型号： | XPC850CVR50BU |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 10/72页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC 50MHZ 256-PBGA |
| 标准包装： | 60 |
| 系列： | MPC8xx |
| 处理器类型： | 32-位 MPC8xx PowerQUICC |
| 速度： | 50MHz |
| 电压： | 3.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-PBGA（23x23） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
MPC850 PowerQUICC Integrated Communications Processor Hardware Specifications, Rev. 2
18
Freescale Semiconductor
Bus Signal Timing
B42
CLKOUT rising edge to TS valid
(hold time)
2.00
—
2.00
—
2.00
—
50.00
ns
B43
AS negation to memory
controller signals negation
—TBD
TBD
—
50.00
ns
1
The minima provided assume a 0 pF load, whereas maxima assume a 50pF load. For frequencies not marked on
the part, new bus timing must be calculated for all frequency-dependent AC parameters. Frequency-dependent AC
parameters are those with an entry in the FFactor column. AC parameters without an FFactor entry do not need to
be calculated and can be taken directly from the frequency column corresponding to the frequency marked on the
part. The following equations should be used in these calculations.
For a frequency F, the following equations should be applied to each one of the above parameters:
For minima:
For maxima:
where:
D is the parameter value to the frequency required in ns
F is the operation frequency in MHz
D50 is the parameter value defined for 50 MHz
CAP LOAD is the capacitance load on the signal in question.
FFACTOR is the one defined for each of the parameters in the table.
2
Phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed value.
3
If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum
values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then
the maximum allowed jitter on EXTAL can be up to 2%.
4
The timing for BR output is relevant when the MPC850 is selected to work with external bus arbiter. The timing for
BG output is relevant when the MPC850 is selected to work with internal bus arbiter.
5
The setup times required for TA, TEA, and BI are relevant only when they are supplied by an external device (and
not when the memory controller or the PCMCIA interface drives them).
6
The timing required for BR input is relevant when the MPC850 is selected to work with the internal bus arbiter. The
timing for BG input is relevant when the MPC850 is selected to work with the external bus arbiter.
7
The D[0–31] and DP[0–3] input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input
signal is asserted.
8
The D[0:31] and DP[0:3] input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for
read accesses controlled by chip-selects controlled by the UPM in the memory controller, for data beats where DLT3
= 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.
9
The timing B30 refers to CS when ACS = '00' and to WE[0:3] when CSNT = '0'.
10 The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally. The timings specified in
B37 and B38 are specified to enable the freeze of the UPM output signals.
11 The AS signal is considered asynchronous to CLKOUT.
Table 6. Bus Operation Timing 1 (continued)
Num
Characteristic
50 MHz
66 MHz
80 MHz
FFACT
Cap Load
(default
50 pF)
Unit
Min
Max
Min
Max
Min
Max
D =
FFACTOR x 1000
F
(D50 - 20 x FFACTOR)
+
D =
FFACTOR x 1000
F
(D50 -20 x FFACTOR)
++
1ns(CAP LOAD - 50) / 10
相关PDF资料 |
PDF描述 |
|---|---|
| XPC8255CVVIFBC | IC MPU POWERQUICC II 480-TBGA |
| FMC40DREN-S13 | CONN EDGECARD 80POS .100 EXTEND |
| MC68HC000CEI10 | IC MPU 16BIT 10MHZ 68-PLCC |
| IDT70V27S55PF | IC SRAM 512KBIT 55NS 100TQFP |
| FMC40DREH-S13 | CONN EDGECARD 80POS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XPC850CVR50BUR2 | 功能描述:IC MPU POWERQUICC 50MHZ 256-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC8xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| XPC850CVR66BU | 功能描述:IC MPU POWERQUICC 66MHZ 256-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC8xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| XPC850CZT50B | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Communications Controller Hardware Specifications |
| XPC850CZT50BU | 功能描述:IC MPU POWERQUICC 50MHZ 256-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC8xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| XPC850CZT50BUR2 | 功能描述:IC MPU POWERQUICC 50MHZ 256-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC8xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。