参数资料
型号: XR16C854CQ-F
厂商: Exar Corporation
文件页数: 7/53页
文件大小: 0K
描述: IC UART FIFO 128B QUAD 100QFP
标准包装: 66
特点: *
通道数: 4,QUART
FIFO's: 128 字节
规程: RS232,RS485
电源电压: 2.97 V ~ 5.5 V
带自动流量控制功能:
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 100-BQFP
供应商设备封装: 100-QFP(14x20)
包装: 托盘
其它名称: 1016-1447
1016-1447-ND
1016-1654
XR16C854CQ-F-ND
XR16C854/854D
15
REV. 3.1.0
2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
2.11.3
Transmitter Operation in FIFO Mode
The host may fill the transmit FIFO with up to 128 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the TX FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when
the FIFO becomes empty. The transmit empty interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set
when TSR/TX FIFO becomes empty.
2.12
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and 128 bytes of FIFO which includes a
byte-wide Receive Holding Register (RHR). The RSR uses the 16X clock for timing. It verifies and validates
every bit on the incoming character in the middle of each data bit. On the falling edge of a start or false start bit,
an internal receiver counter starts counting at the 16X clock rate. After 8 clocks the start bit period should be at
the center of the start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating
the start bit in this manner prevents the receiver from assembling a false character. The rest of the data bits
and stop bits are sampled and validated in this same manner to prevent false framing. If there were any
error(s), they are reported in the LSR register bits 2-4. Upon unloading the receive data byte from RHR, the
receive FIFO pointer is bumped and the error tags are immediately updated to reflect the status of the data
byte in RHR register. RHR can generate a receive data ready interrupt upon receiving a character or delay until
it reaches the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready
time-out interrupt when data is not received for 4 word lengths as defined by LCR[1:0] plus 12 bits time. This is
equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by IER bit-0.
FIGURE 7. TRANSMITTER OPERATION IN NON-FIFO MODE
FIGURE 8. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE
Transm it
Holding
Register
(THR)
Transm it S hift Register (TS R)
Data
Byte
L
S
B
M
S
B
THR Interrupt (IS R bit-1)
Enabled by IE R bit-1
TXN O FIFO1
16X
Clock
Transm it Data Shift Register
(TS R)
Data Byte
THR Interrupt (IS R bit-1) falls
below the program m ed Trigger
Level and then when becom es
em pty. FIFO is Enabled by FCR
bit-0=1
RX FIFO
16X Clock
Auto CTS Flow Control (CTS # pin)
A uto Software Flow Control
Flow Control Characters
(Xoff1/2 and Xon1/2 Reg.
T XF IF O 1
T HR
相关PDF资料
PDF描述
XR16L784CV-F IC UART 8B 3.3V QUAD 64LQFP
XR16C854CV-F IC UART FIFO 128B QUAD 64LQFP
ST16C654IQ64-F IC UART FIFO 64B QUAD 64LQFP
XR16V654IV-F IC UART FIFO 64B QUAD 64LQFP
ST16C654CQ64-F IC UART FIFO 64B QUAD 64LQFP
相关代理商/技术参数
参数描述
XR16C854CQTR-F 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
XR16C854CV 制造商:EXAR 制造商全称:EXAR 功能描述:QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO
XR16C854CV-0A-EVB 功能描述:UART 接口集成电路 Supports C854 64 ld TQFP, ISA Interface RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
XR16C854CV-F 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
XR16C854CVTR-F 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel