- 您现在的位置：买卖IC网 > PDF目录11832 > XR17D152CMTR-F (Exar Corporation)IC UART PCI BUS DUAL 100TQFP PDF资料下载
参数资料
| 型号： | XR17D152CMTR-F |
| 厂商： | Exar Corporation |
| 文件页数： | 20/68页 |
| 文件大小： | 0K |
| 描述： | IC UART PCI BUS DUAL 100TQFP |
| 标准包装： | 1,000 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 64 字节 |
| 规程： | RS485 |
| 电源电压： | 3.3V，5V |
| 带自动流量控制功能： | 是 |
| 带IrDA 编码器/解码器： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
á
XR17D152
REV. 1.2.0
UNIVERSAL (3.3V AND 5V) PCI BUS DUAL UART
27
5.2
Transmitter
The transmitter section comprises of 64 bytes of FIFO, a byte-wide Transmit Holding Register (THR) and an 8-
bit Transmit Shift Register (TSR). THR receives a data byte from the host (non-FIFO mode) or a data byte from
the FIFO when the FIFO is enabled by FCR bit-0. TSR shifts out every data bit with the 16X or 8X internal
clock. A bit time is 16 or 8 clock periods. The transmitter sends the start bit followed by the number of data bits,
inserts the proper parity bit if enable, and adds the stop bit(s). The status of the THR and TSR are reported in
the Line Status Register (LSR bit-5 and bit-6).
5.2.1
Transmit Holding Register (THR) - Write-Only
The Transmit Holding Register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is also the
input register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit-0. A THR empty
interrupt can be generated when it is enabled in IER bit-1.
5.2.2
Transmitter Operation in non-FIFO mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
5.2.3
Transmitter Operation in FIFO mode
The host may fill the transmit FIFO with up to 64 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
amount of data in the FIFO falls below its programmed trigger level (see TXTRG register). The transmit empty
interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
Furthermore, with the RS485 half-duplex direction control enabled (FCTR bit-5=1) the source of the transmit
empty interrupt changes to TSR empty instead of THR empty. This is to ensure the RTS# output is not
changed until the last stop bit of the last character is shifted out.
5.2.4
Auto RS485 Operation
The auto RS485 half-duplex direction control changes the behavior of the transmitter when enabled during
powerup or reset by the EN485# pin or in software by FCTR bit-5. While transmitting, the RTS# or DTR# signal
is HIGH. The RTS# or DTR# signal changes from a HIGH to a LOW after a specified delay indicated in
MSR[7:4] following the last stop bit of the last character that has been transmitted. This helps in turning around
the transceiver to receive the remote station’s response. The delay optimizes the time needed for the last
transmission to reach the farthest station on a long cable network before switching off the line driver. This delay
prevents undesirable line signal disturbance that causes signal degradation. It also changes the transmitter
empty interrupt to TSR empty instead of THR empty.
FIGURE 12. TRANSMITTER OPERATION IN NON-FIFO MODE
T rans m it
H o ld in g
R e g ister
(T HR)
T rans m it Shift R egis ter (T S R )
Da ta
By te
L
S
B
M
S
B
T H R In te r ru p t (IS R b it-1 )
E nabled by IE R bit-1
TXN O FIFO 1
16X or 8X
Clo c k
(8 X M O D E
R e g ister )
相关PDF资料 |
PDF描述 |
|---|---|
| VE-26J-IY | CONVERTER MOD DC/DC 36V 50W |
| MS27472E14B18P | CONN RCPT 18POS WALL MT W/PINS |
| VE-26F-IY | CONVERTER MOD DC/DC 72V 50W |
| XR16V554IJ-F | IC UART FIFO 16B QUAD 68PLCC |
| MS27508E14B37PB | CONN RCPT 37POS BOX MNT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR17D152IM | 制造商:EXAR 制造商全称:EXAR 功能描述:UNIVERSAL (3.3V AND 5V) PCI BUS DUAL UART |
| XR17D152IM-F | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR17D154 | 制造商:EXAR 制造商全称:EXAR 功能描述:UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART |
| XR17D154CV | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR17D154CV-0A-EVB | 功能描述:界面开发工具 Supports D154 144 ld TQFP, PCI Interface RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。