- 您现在的位置：买卖IC网 > PDF目录16821 > XR17V358IB-E4-EVB (Exar Corporation)EVAL BOARD FOR XR17V358-E4 PDF资料下载
参数资料
| 型号： | XR17V358IB-E4-EVB |
| 厂商： | Exar Corporation |
| 文件页数： | 41/68页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR17V358-E4 |
| 产品培训模块： | PCIe UARTs UART Product Overview |
| 标准包装： | 1 |
| 主要目的： | 接口，UART |
| 嵌入式： | 否 |
| 已用 IC / 零件： | XR17V358 |
| 已供物品： | 板 |
| 相关产品： | 1016-1294-ND - IC UART PCIE OCTAL 176FPBGA |
| 其它名称： | 1016-1295 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
XR17V358
46
HIGH PERFORMANCE OCTAL PCI EXPRESS UART
REV. 1.0.4
3.7
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and Receive Holding Register (RHR). The
RSR uses the 16X, 8X or 4X clock for timing. It verifies and validates every bit on the incoming character in the
middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts
counting at the 16X, 8X or 4X clock rate. After 8 or 4 or 2 clocks the start bit period should be at the center of
the start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in
this manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are
sampled and validated in this same manner to prevent false framing. If there were any error(s), they are
reported in the LSR register bits [4:1]. Upon unloading the receive data byte from RHR, the receive FIFO
pointer is bumped and the error flags are immediately updated to reflect the status of the data byte in RHR
register. RHR can generate a receive data ready interrupt upon receiving a character or delay until it reaches
the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready time-out
function when receive data does not reach the receive FIFO trigger level. This time-out delay is 4 word lengths
as defined by LCR bits [1:0] plus 12 bits time. The RHR interrupt is enabled by IER bit [0].
3.7.1
Receiver Operation in non-FIFO Mode
FIGURE 15. RECEIVER OPERATION IN NON-FIFO MODE
Receive Data Shift
Register (RSR)
Receive
Data Byte
and Errors
RHR Interrupt (ISR bit-2)
Receive Data
Holding Register
(RHR)
16X or 8X or 4X
Clock
Receive Data Characters
Data Bit
Validation
Error
Flags in
LSR bits
4:2
相关PDF资料 |
PDF描述 |
|---|---|
| ECA10DTKT-S288 | CONN EDGECARD 20POS .125 EXTEND |
| H0PPS-2406G | DIP CABLE - HDP24S/AE24G/HDP24S |
| EBM25DRMH | CONN EDGECARD 50POS .156 WW |
| HCM08DSEI-S243 | CONN EDGECARD 16POS .156 EYELET |
| HMM06DRYH-S13 | CONN EDGECARD 12POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR17V358IB-E8-EVB | 功能描述:界面开发工具 Eval Board for XR17V358IB-E8 RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR1857SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1858SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1859SN | 制造商:Electro-Term/Hollingsworth 功能描述: |
| XR1859SNT | 制造商:Hollingsworth 功能描述: |
发布紧急采购，3分钟左右您将得到回复。