参数资料
| 型号： | XR19L210IL40-F |
| 厂商： | Exar Corporation |
| 文件页数： | 19/43页 |
| 文件大小： | 0K |
| 描述： | IC UART/TXRX RS232 40QFN |
| 标准包装： | 490 |
| 特点： | * |
| 通道数： | 1，UART |
| FIFO's： | 16 字节 |
| 规程： | RS232 |
| 电源电压： | 3 V ~ 5.5 V |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 供应商设备封装： | 40-QFN 裸露焊盘（6x6） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
XR19L210
26
SINGLE CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER
REV. 1.0.2
LCR[6]: Transmit Break Enable
When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced LOW).
This condition remains, until disabled by setting LCR bit-6 to a logic 0.
Logic 0 = No TX break condition (default).
Logic 1 = Forces the transmitter output (TX) LOW for alerting the remote receiver of a line break condition.
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL/DLM) enable.
Logic 0 = Data registers are selected (default).
Logic 1 = Divisor latch registers are selected.
4.8
Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write
The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.
MCR[0]: DTR# Output
The DTR# output is not available as an output on this device. But for 16C550 compatibility, it can still be used
in internal loopback mode.
Logic 0 = Force DTR output HIGH (default).
Logic 1 = Force DTR output LOW.
MCR[1]: RTS Output
The RTS pin is a modem control output and may be used for automatic hardware flow control by enabled by
EFR bit-6. If the modem interface is not used, this output may be used as a general purpose output.
Logic 0 = Force RTS output HIGH (default).
Logic 1 = Force RTS output LOW.
MCR[2]: OP1# (legacy term)
The OP1# output is not available on the XR19L210, however, it is available in internal loopback. In the Internal
Loopback Mode, this bit controls the state of the modem input RI bit in the MSR register as shown in
Logic 0 = OP1# is HIGH (default).
Logic 1 = OP1# is LOW.
In the Internal Loopback Mode, this bit controls the state of the modem input RI bit in the MSR register as
shown in Figure 11.
MCR[3]: INT Output Enable or OP2# (legacy term)
This bit enables and disables the operation of interrupt output, INT in the Intel mode. If INT output is not used,
OP2# can be used as a general purpose output in the Intel mode. In the Motorola mode, this bit must be set to
logic 0.
Logic 0 = INT output disabled (three state mode) in Intel mode (default).
Logic 1 = INT output enabled (active mode) in Intel mode.
In the Internal Loopback Mode, this bit functions like the OP2# in the 16C550 and is used to set the state of the
modem input CD bit in the MSR register.
MCR[4]: Internal Loopback Enable
Logic 0 = Disable loopback mode (default).
Logic 1 = Enable local loopback mode, see loopback section and Figure 11.
相关PDF资料 |
PDF描述 |
|---|---|
| XR19L212IL48-F | IC UART/TXRX RS232 48QFN |
| XR19L220IL40-F | IC UART/TXRX RS232 40QFN |
| XR19L222IL64-F | IC UART/TXRX RS232 64QFN |
| XR19L400IL40-F | IC UART/TXRX RS485 40QFN |
| XR19L402IL48-F | IC UART/TXRX RS485 48QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR19L212 | 制造商:EXAR 制造商全称:EXAR 功能描述:TWO CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER |
| XR19L212IL48 | 制造商:EXAR 制造商全称:EXAR 功能描述:TWO CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER |
| XR19L212IL48-0B-EB | 功能描述:界面开发工具 Supports L212 48 pin QFN, PCI Interface RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR19L212IL48-F | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR19L212IL48TR-F | 制造商:Exar Corporation 功能描述:UART 2-CH 64Byte FIFO 5V 48-Pin QFN EP T/R 制造商:Exar Corporation 功能描述:XR19L212IL48TR-F |
发布紧急采购，3分钟左右您将得到回复。