XR68C681
/
D.2 Bit Rate Generator
*0 *( 0 ''% ((-
+ %'( '('( $ - ''3 %(- + 1
'& %$ $ '('( ( % -(-
+ 6 % 6 7% ,% *0
( & - % %$$ ( % (+ %'(
'('( (% (- 1/</= 9G $$((&" '
''3 +C'(% + *0 / (%
% %
% ' %' + $(++ %% + ( %"
-$ + *0 (% %'( (% $ &
%(- '(- M@N (%(- + % %% + (
%" + *0" (% %$ ( $(%'%%( +
'3 ' -(%% % ( Section D.5 '3
$(- + *0 '('(& (% %$ ( Figure 8
5.:7
5
Figure 8. Block Diagram of the Bit Rate Generator
Portion of the Timing Control Block
%'(
('(
*( 0
'% $ *