参数资料
| 型号： | XRD54L10AIDTR-F |
| 厂商： | Exar Corporation |
| 文件页数： | 16/16页 |
| 文件大小： | 0K |
| 描述： | IC DAC 10BIT SRL LP 8SOIC |
| 标准包装： | 2,500 |
| 设置时间： | 13µs |
| 位数： | 10 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 155mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | * |
| 采样率（每秒）： | * |
XRD54L08/L10/L12
9
Rev. 1.30
Figure 6. Shift Register Format
DOUT
SDIN
X
DAC
MSB
n
The DACs are programmed by a 16 bit word of serial data.
The format of the serial input register is shown in Figure 6.
The leading 4 bits are not used to update the DAC. If the
DAC is not daisy-chained then only a 12 bit serial word is
needed to program the DAC. The next 8, 10 or 12 bits
after the 4 leading bits are data bits. The XRD54L08’s first
8 bits are valid data and the trailing 4 bits must be set to 0.
Figure 7 demonstrates the 16 bit digital word for the 8,
10,12 bit DACs.
Part
Leading
Unused
Bits
Data Bits
MSB
LSB
Trailing
“0”
Bits
XRD54L12
XXXX
XXXXXXXX
None
XRD54L10
XXXX
XXXXXXXX
00
XRD54L08
XXXX
XXXXXXXX
0000
Table 2. 16-Bit Digital Word Register for XRD54L08,
XRD54L10, XRD54L12.
SCLK should be held low when CS transitions low. Data is
clocked in on the rising edge of SCLK when CS is low.
SDIN data is held in a 16 bit serial shift register. The DAC
is updated with the data bits on the rising edge of CS.
When CS is high data is not shifted into the
XRD54L08/L10/L12.
Daisy-Chaining
The digital output port (DOUT) has a 4mA drive for greater
fan-out capability when daisy-chaining. DOUT allows
cascading of multiple DACs with the same serial data
stream. The data at SDIN appears at DOUT after 16 clock
cycles plus one clock width (tCH) and a propagation delay
(tDO). DOUT remains in the state of the last data bit when
CS is high. DOUT changes on the falling edge of SCLK
when CS is low.
Any number of DACs can be connected in this way by
connecting DOUT of one DAC to SDIN of the next DAC.
ACFT Feedthrough (DAC Code = 0)
AC Feedthrough from VREFIN to VOUT is minimized with
low impedance grounding as shown in
Figure 7. If the
DAC data is set to all “0”s then VOUT is a function of the
divider between the DAC string impedance and ground
impedance. See the Power Supply and Grounding
section for recommendations.
The typical AC
feedthrough for a 1kHz 2Vpp signal with code = 0 is
-80dB.
Figure 7. ACFT Feedthrough Equivalent
Circuit, DAC Code =0
VREFIN
XRD54L08/L10/L12
VOUT
GND
RGND
Analog GND
RIN
--
+
Compatible with MAX515 & MAX539
The XRD54L08/L10/L12 family of DACs are functionally
campatible with the MAX515 & MAX539 while providing
significant improvements.
The XRD54L08/L10/L12
DACs have lower power, faster serial ports, and a
constant reference impedance to minimize the reference
driving requirements and maximize system linearity while
相关PDF资料 |
PDF描述 |
|---|---|
| MC100EP14DTG | IC CLK BUFF MUX 2:5 2GHZ 20TSSOP |
| MC100LVEP111FAG | IC CLK BUFF MUX 2:10 3GHZ 32LQFP |
| LTC2621CDD-1#TRPBF | IC DAC 12BIT SGL R-R VOUT 10DFN |
| NB6L611MNG | IC CLOCK BUFFER 1:2 4GHZ 16-QFN |
| LTC2621CDD#TRPBF | IC DAC 12BIT SGL R-R VOUT 10DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD54L10AIP | 制造商:EXAR 制造商全称:EXAR 功能描述:3V Low Power Voltage Output Serial 8/10/12-Bit DAC Family |
| XRD54L10AIP-F | 功能描述:数模转换器- DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| XRD54L12AID | 制造商:EXAR 制造商全称:EXAR 功能描述:3V Low Power Voltage Output Serial 8/10/12-Bit DAC Family |
| XRD54L12AID-F | 功能描述:数模转换器- DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| XRD54L12AIDTR-F | 功能描述:数模转换器- DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。