参数资料
| 型号： | XRD64L43AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 2/20页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10B PAR 40MSPS DL 64LQFP |
| 标准包装： | 160 |
| 位数： | 10 |
| 采样率（每秒）： | 40M |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 365mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 2 个单端，单极；2 个差分，单极 |
| 其它名称： | 1016-1638 XRD64L43AIV-F-ND |
XRD64L43
Preliminary
10
Rev. P1.00
APPLICATION SECTION
VoltageReferences
ThetopladdervoltagefortheXRD64L43canbeprovided
fromaninternalbandgapreference. Thebandgapreference
anditsfeedbackpath,Pins1and2respectively, canbeused
to set the voltage for VRHF. Select Rf and Ri (if gain is
necessary) so that VRHF=VBG(1+Rf/Ri). The internal
bandgap voltage is 1.24 volts. The XRD64L43 has a low
impedenceladder,therefore,thetypicalvalueforRfandRi
is 10K (Rf and Ri are recommended to be greater than
5K).SeeFigure2.forasimplifieddiagram. Decouplingcaps
on the sense inputs to AGND should be used to reduce
injectioin of high-frequency noise.
VBG
Bandgap
VFBK
VRHF
XRD64L43
Rf
Ri
Resistive Ladder
VRLS
VRHS
VRLF
External voltage references can be forced at VRHF and
VRLF. If VRHF and VRLF are driven externally, VFBK
should be connected to AVdd, which tri-states the
bandgap reference. Direct inputs or inputs driven by
external amplifiers can be used to drive the ladder
reference voltages of the XRD64L43. See Figure 3. for
a simplified diagram. The sense inputs are intended for
sensingpurposesonlyandcaremustbetakentoinsurethat
no current flow be present in the sense lines.
Figure 2. Voltage Reference Generated from the
InternalBandgapVoltagew/gain
Figure 3. Voltage Reference Provided by an Ex-
ternal Source as Direct Inputs
VBG
Bandgap
VFBK
VRHF
VRLF
XRD64L43
Resistive Ladder
AVdd
VRLS
VRHS
Single-Ended Inputs
The XRD64L43 can be used in either single-ended or
differential input mode. For differential inputs, see the
Differential Inputs Section. Single-ended inputs mini-
mize the amount of external components necessary to
interface with the XRD64L43. The common inputs,
VINA(-) and VINB(-) should be tied to ground. VINA(+)
and VINB(+) can be used to apply direct inputs to the
XRD64L43. Figure 4. is a simplied diagram for single-
ended inputs. Pin 16, DIFF should be held low to select
single-ended inputs.
Figure 4. Single-Ended Inputs for the XRD64L43
Input A
Input B
50
VINA(+)
VINA(-)
VINB(+)
VINB(-)
相关PDF资料 |
PDF描述 |
|---|---|
| XRD8775AIU-F | IC ADC 8BIT PAR 20MSPS 20SSOP |
| XRD8785AIDTR-F | IC ADC 8BIT 20MSPS 24SOIC |
| XRD8799AIQ | IC ADC 10BIT 2MSPS 44PQFP |
| XRD87L75AIUTR | IC ADC 8BIT 10MSPS 20SSOP |
| XRD87L85AID-F | IC ADC 8BIT 10MSPS 24SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD64L43AIVTR-F | 制造商:Exar Corporation 功能描述:ADC Dual SAR 40Msps 10-bit Parallel 64-Pin LQFP T/R 制造商:Exar Corporation 功能描述:XRD64L43AIVTR-F |
| XRD64L44 | 制造商:EXAR 制造商全称:EXAR 功能描述:Dual 10-Bit 50MSPS CMOS ADC |
| XRD64L44AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:Dual 10-Bit 50MSPS CMOS ADC |
| XRD66092AID | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 12-Bit |
| XRD66092AIP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 12-Bit |
发布紧急采购，3分钟左右您将得到回复。