- 您现在的位置：买卖IC网 > PDF目录16990 > XRD9818EVAL (Exar Corporation)EVAL BOARD FOR XRD9818 PDF资料下载
参数资料
| 型号： | XRD9818EVAL |
| 厂商： | Exar Corporation |
| 文件页数： | 5/28页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XRD9818 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
xr
xr
XRD9818
3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR
REV. 1.0.1
13
* Power-on default lt value
PD - Power Down. Does not affect the internal register settings but does power down the entire part
excluding the serial interface. There will be some power up settling time required to
reestablish the ADC reference, CAPP and CAPN, voltages.
OE - Output Enable. Tristate control for the output data bus.
LPOL - LCLMP input polarity select. (Noninverting pol active high, inverted pol active low)
ADCPOL - ADCLK polarity select. (Noninverting pol begins high, inverted pol begins low)
BPOL - BSAMP polarity select. (Noninverting pol active high, inverted pol active low)
VPOL - VSAMP polarity select. (Noninverting pol active high, inverted pol active low)
3.4
BSAMP Delay Register
The BSAMP Delay register controls the internal delays added to the leading and the trailing edges of the
BSAMP timing signal. The width and position of the BSAMP pulse can be adjusted through the leading and
trailing edge delay settings. This is useful to match the sampling requirements of the incoming CCD waveform.
* Power-on default value
BL[4:0] - Sets the amount of delay added to the leading edge of BSAMP.
BT[4:0] - Sets the amount of delay added to the trailing edge of BSAMP.
MODE 2 REGISTER SETTINGS
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
PD
OE
N/A
LPOL
ADCPOL
BPOL
VPOL
0*
→ Normal Opera-
tion
1
→ PWR Down
0*
→ Normal Oper-
ation
1
→ Data bus
tri-stated
Not
used
Not
used
Not
used
Not
used
0*
→ Non-
Inverted
1
→ Inverted
0*
→ Non-
Inverted
1
→ Inverted
0*
→ Non-
Inverted
1
→ Inverted
0*
→ Non-
Inverted
1
→ Inverted
BSAMP DELAY REGISTER SETTINGS
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BL[4]
BL[3]
BL[2]
BL[1]
BL[0]
BT[4]
BT[3]
BT[2]
BT[1]
BT[0]
BSAMP Leading edge delay
00000*
→ 0ns
00001
→ 1ns
…
11110
→ 30ns
11111
→ 31ns
BSAMP Trailing edge delay
00000*
→ 0ns
00001
→ 1ns
…
11110
→ 30ns
11111
→ 31ns
相关PDF资料 |
PDF描述 |
|---|---|
| 812841-000 | BOOT MOLDED |
| 380LX332M100K042 | CAP ALUM 3300UF 100V 20% SNAP |
| SRU8043-150Y | INDUCTOR PWR 15UH 30% SHIELD SMD |
| PM3308-220M-RC | INDUCTOR POWER 22UH 1.3A SMD |
| 222A132-4-0 | BOOT MOLDED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD9820 | 制造商:EXAR 制造商全称:EXAR 功能描述:3-Channel, 10/12-Bit Linear CCd and CIS Sensor signal Processors |
| XRD9822 | 制造商:EXAR 制造商全称:EXAR 功能描述:3-Channel, 10/12-Bit Linear CCd and CIS Sensor signal Processors |
| XRD9824 | 制造商:EXAR 制造商全称:EXAR 功能描述:14-Bit Linear CIS/CCD Sensor Signal Processor with Serial Control |
| XRD9824ACD | 制造商:EXAR 制造商全称:EXAR 功能描述:14-Bit Linear CIS/CCD Sensor Signal Processor with Serial Control |
| XRD9824ACD-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。