- 您现在的位置：买卖IC网 > PDF目录10745 > XRD9836ACGTR-F (Exar Corporation)IC 16B CCD/CIS SIG PROC 48TSSOP PDF资料下载
参数资料
| 型号： | XRD9836ACGTR-F |
| 厂商： | Exar Corporation |
| 文件页数： | 9/32页 |
| 文件大小： | 0K |
| 描述： | IC 16B CCD/CIS SIG PROC 48TSSOP |
| 标准包装： | 1,000 |
| 位数： | 16 |
| 通道数： | 3 |
| 功率（瓦特）： | 500mW |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 封装/外壳： | 48-TSSOP（0.240"，6.10mm 宽） |
| 供应商设备封装： | 48-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
17
MICRO-CONTROLLER SERIAL PORT
FOR MODE CONTROL (USIO):
The uSIO is a bidirectional I/O port which is used for
configuring various operating modes as well as phase
aligning internal clocks (delay control). The serial port
can be used to program any of the registers listed in
the registers table. Note that SDIO is a bidirectional
pin used to read or write the XRD9836 internal regis-
ters. The R/W bit will define the direction of the bus
after Address bits. If R/W = 0, a write to the XRD9836
is performed. If R/W = 1, a read of the XRD9836’s in-
ternal registers is performed.
During a write operation there must be 18 positive
edges of SCLK between the fall of LOAD and the rise
of LOAD. If there are more or less than 18, the write
operation will not take place. For a write to the
XRD9836 the SDIO pin stays configured as an input
for entire 18 SCLK's before LOAD goes high. The E0
and E1 bits are dummy (unused) bits.
For a read of the XRD9836 internal registers (R/W=1)
the E0 and E1 are used as a transition time for the
SDIO pin going from an input to a output. During this
time SDIO pin is tri-stated. SDIO is an input while se-
rial port accepts the address of the register to be read
and during the E0 and E1 time period transitions to
an output for the read operation.
During a read operation the first 18 positive edges are
used. If there are less than 18, not all of the data will
be output. If there are more than 18, only the first 18
bits will be valid. The data becomes valid after the ris-
ing edge of SCLK.
FIGURE 15. SERIAL PORT WRITE TIMING (R/W=0)
A3
A2
A1
A0
A4
D7
D6
D5
D4
D3
D2
D1
D0
D8
D9
R/W
E0
E1
msb
lsb
LOAD
SCLK
SDIO
Tusp
Tuss
Tusls
Tuslh
Write
Register Address
Dummy
bits
Write Register Data
SDIO
configured
as
Input
Tush
FIGURE 16. SERIAL PORT READ TIMING (R/W=1)
A3
A2
A1
A0
A4
D7
D6
D5
D4
D3
D2
D1
D0
D8
D9
R/W
E0
E1
msb
lsb
LOAD
SCLK
SDIO
Tusp
Tuss
Tusdvd
Tusls
Tuslh
Read
Register Address
Dummy
bits
Read Register Data
SDIO
configured
as
Input
Tri-state
Output
Tush
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23V-IW | CONVERTER MOD DC/DC 5.8V 100W |
| MAX981CUA+ | IC COMPARATOR OD 8-UMAX |
| VI-23V-CV-B1 | CONVERTER MOD DC/DC 5.8V 150W |
| MAX972CUA+ | IC COMPARATOR OD 8-UMAX |
| VI-23T-IW | CONVERTER MOD DC/DC 6.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD9853AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA, and 10-bit A/D |
| XRD9855 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 10-Bit A/D |
| XRD9855AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 10-Bit A/D |
| XRD9856 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 10-Bit A/D |
| XRD9856AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 10-Bit A/D |
发布紧急采购，3分钟左右您将得到回复。