- 您现在的位置：买卖IC网 > PDF目录10739 > XRD98L59AIG (Exar Corporation)IC CCD DIGITIZER 10BIT 28TSSOP PDF资料下载
参数资料
| 型号： | XRD98L59AIG |
| 厂商： | Exar Corporation |
| 文件页数： | 4/37页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 10BIT 28TSSOP |
| 产品变化通告： | Obsolescence Notification 15/Apr/2010 |
| 标准包装： | 50 |
| 位数： | 10 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
XRD98L59
12
Rev. 2.00
CORRELATED DOUBLE SAMPLE/HOLD (CDS)
The function of the CDS block is to sense the voltage
difference between the black level and video level for
each pixel. The PGA then amplifies this difference to the
desired level for the ADC. The CDS and PGA are fully
differential. The PGA output is converted to a single
ended signal and fed to the ADC. The CCDin pin (CDS
inverting input) should be connected, via a capacitor, to
the CCD output signal. The REFin pin
(CDS non-
inverting input) should be connected, via a capacitor, to
the CCD “Common” voltage. This is typically the CCD
Reference output or ground.
At the beginning (or end) of every video line, the DC
restore switch forces one side of the external capacitors
to an internal Vbias1 level (approximately 0.8V). The DC
restore switch is controlled by the combination of the
CLAMP signal ANDed with the
φ2 clock. (See Figure 5).
During the black reference phase of each CCD pixel the
φ1 (Sample Black Reference) switches are turned on,
shorting the PGA1 inputs to a second bias level. The
Coarse Offset DAC adds an adjustment to the Vbias2
level to cancel offset in the CCD signal. When the
φ1
switches turn off, the pixel black reference(V
BLACK) is
sampled on the internal reference sample capacitors,
and the PGA is ready to gain up the CCD video signal.
During the video phase of each CCD pixel the difference
between the pixel black reference level and video level is
transmitted through the internal reference sample ca-
pacitors and converted to a fully differential signal by the
PGA1 amplifier. At this time the
φ2 (Sample Pixel value)
switches turn on, and the internal video sample capaci-
tors track the amplified difference.
Figure 5. Block Diagram of CDS and PGAs
φ1
CLAMP
Vbias1~0.8V
Vbias2
REFin
CCDin
PGA1
PGA2
CCD
Coarse
Offset
DAC
PGA
CDS
External
DC blocking
capacitors
Internal
black sample
capacitors
(~5PF)
Reset reject
switches
Internal
video sample
DC restore
switches
Fine
Offset
DAC
AGND
To ADC
XRD98L59
φ2
capacitors
(~5PF)
r
ON
120
相关PDF资料 |
PDF描述 |
|---|---|
| XRD9827ACDTR-F | IC 12B CCD/CIS SIG PROC 20SOIC |
| XRD9827ACD-F | IC 12B CCD/CIS SIG PROC 20SOIC |
| XRD9826ACU | IC 16B CCD/CIS SIG PROC 20SSOP |
| XRD9826ACD-F | IC 16B CCD/CIS SIG PROC 20SOIC |
| VE-B1J-MY-B1 | CONVERTER MOD DC/DC 36V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L59AIG-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L59AIGTR | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L59AIGTR-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L61 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61_01 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
发布紧急采购，3分钟左右您将得到回复。