参数资料
| 型号： | XRD98L59AIGTR |
| 厂商： | Exar Corporation |
| 文件页数： | 15/37页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 10BIT 28TSSOP |
| 产品变化通告： | Obsolescence Notification 15/Apr/2010 |
| 标准包装： | 1,500 |
| 位数： | 10 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
XRD98L59
22
Rev. 2.00
The ADC input node can be accesed for test purposes
using the ADCIN mode (SDI address 0100). Use the
following procedure to enable the ADCIN mode:
1) In the Serial interface Clock register, set the
Clamp Opt bit low (D4).
2) In the Serial interface Control register, set the
ADCIN bit high (D2).
3) Clock SBLK & SPIX to generate internal
ADC_CLK signal.
4) Apply ADC input signal to CCDin.
In this test mode the analog signal, Vin, applied to CCDin
pin will be converted by the ADC. The ADC output code
is related to Vin by the following rules:
1)
For Vin < VRB, ADC output code = 0,
2)
For Vin > VRT, ADC output code = 1023,
3)
For VRB < Vin < VRT, ADC output code = 1024
x (Vin - VRB) / (VRT - VRB)
CONTROL & RESET REGISTERS
ADCIN Bit
This bit activates a switch that connects CCDin directly
to the ADC input. In this mode, the PGA output is
disabled. See the ADC section for details.
PD Bit (Power Down)
This bit is used to put the chip in the Power Down mode.
It has the same effect as the PD pin. When the PD bit
is high the chip will go into the power down mode, all
conversions stop. When the PD bit is low the chip is in
its normal active mode. In the Power Down mode the
digital output pins are forced to the high impedance mode
and the ADC reference is disconnected. The serial
interface pins remain active in the Power Down mode.
OE Bit (Output Enable)
The ADC digital output bus is equipped with a high
impedance capability. When the OE bit is high the digital
outputs are enabled (active). When the OE bit is low the
digital outputs are in the high impedance mode (not
active). The OE bit only controls the digital output
drivers, all other circuits on the chip will remain active.
RESET Bit
This bit is used to reset all internal registers to default
values. This includes all the serial interface registers as
well as the registers in the calibration logic. To reset the
chip write a “1” to the reset bit. The reset bit will clear itself
after an internal delay, so there is no need to write a “0”
to the reset bit. The chip also has a Power-On-Reset
function (POR) so it will always power up with default
values in all registers.
It is recommended that the
XRD98L59 be reset after power is cycled to avoid loading
potentially incorrect serial port data from other ASICs in
the system.
相关PDF资料 |
PDF描述 |
|---|---|
| XRD98L61AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRD98L62ACV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRD98L63AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L59AIGTR-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L61 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61_01 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV-F | 功能描述:视频 IC RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。