
XRT75R12
63
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
REV. 1.0.4
TABLE 26: CHANNEL LEVEL INTERRUPT STATUS REGISTER - CR225 (ADDRESS LOCATION = 0XE1)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved Reserved
Channel 11
Interrupt Status
Channel 10
Interrupt Status
Channel 9
Interrupt Status
Channel 8
Interrupt Status
Channel 7
Interrupt Status
Channel 6
Interrupt Status
R/O
BIT
NUMBER
NAME
TYPE
DESCRIPTION
7, 6
Reserved
5
4
3
2
1
0
Channel 11 Interrupt Status
Channel 10 Interrupt Status
Channel 9 Interrupt Status
Channel 8 Interrupt Status
Channel 7 Interrupt Status
Channel 6 Interrupt Status
R/O
Channel n Interrupt Status Bit:
This READ-ONLY bit-field indicates whether the XRT75R12 has a
pending Channel n-related interrupt that is awaiting service. The last
six channels are serviced through this location and the other six at
address 0x61. These two registers are used by the Host to identify the
source channel of an active interrupt.
0 - Indicates that there is NO Channel n-related Interrupt awaiting ser-
vice.
1 - Indicates that there is at least one Channel n-related Interrupt await-
ing service. In this case, the user's Interrupt Service routine should be
written such that the Microprocessor will now proceed to read out the
contents of the Source Level Interrupt Status Register - Channel n
(Address Locations = 0xn2) to determine the exact source of the inter-
rupt request.
NOTE: Once this bit-field is set to "1", it will not be cleared back to "0"
until the user has read out the contents of the Source-Level
Interrupt Status Register bit, that corresponds to the interrupt
request channel.
TABLE 27: DEVICE/PART NUMBER REGISTER - CR110 (ADDRESS LOCATION = 0X6E)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Part Number ID Value
R/O
0
1
0
BIT NUMBER
NAME
TYPE
DEFAULT
VALUE
DESCRIPTION
7 - 0
Part Number ID
Value
R/O
0x78
Part Number ID Value:
This READ-ONLY register contains a unique value for the
XRT75R12. This value will always be 0x78.