参数资料
型号: XRT83SL216IB
厂商: Exar Corporation
文件页数: 34/42页
文件大小: 0K
描述: IC LIU SH E1 16CH 289STBGA
标准包装: 84
类型: 线路接口装置(LIU)
驱动器/接收器数: 16/16
规程: T1,E1,J1
电源电压: 3.135 V ~ 3.465 V
安装类型: 表面贴装
封装/外壳: 289-LFBGA
供应商设备封装: 289-STBGA(15x15)
包装: 托盘
XRT83SL216
I
16-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
REV. 1.0.0
TABLE OF CONTENTS
GENERAL DESCRIPTION ................................................................................................ 1
APPLICATIONS .......................................................................................................................................... 1
FIGURE 1. BLOCK DIAGRAM OF THE XRT83SL216 ........................................................................................................................... 1
FEATURES
..................................................................................................................................................... 2
PRODUCT ORDERING INFORMATION ................................................................................................. 2
FIGURE 2. PIN OUT FOR THE XRT83SL216 (BOTTOM VIEW) ............................................................................................................. 3
TABLE OF CONTENTS ............................................................................................................ I
PIN DESCRIPTIONS ......................................................................................................... 4
SERIAL MICROPROCESSOR INTERFACE ........................................................................................................... 4
RECEIVER SECTION....................................................................................................................................... 5
TRANSMITTER SECTION ................................................................................................................................. 8
CONTROL FUNCTION ................................................................................................................................... 11
JTAG SECTION........................................................................................................................................... 11
POWER AND GROUND ................................................................................................................................. 12
1.0 RECEIVE PATH LINE INTERFACE....................................................................................................... 15
FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH LINE TERMINATION (RTIP/RRING).................................................. 15
1.1 PEAK DETECTOR/DATA SLICER.................................................................................................................... 15
1.2 CLOCK AND DATA RECOVERY ...................................................................................................................... 15
FIGURE 4. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK .............................................................................................. 15
FIGURE 5. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK ............................................................................................ 15
TABLE 1: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG .......................................................................................................... 16
1.3 RECEIVE SENSITIVITY ..................................................................................................................................... 16
FIGURE 6. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY........................................................................................ 16
1.4 GENERAL ALARM DETECTION AND INTERRUPT GENERATION ............................................................... 16
1.4.1 RLOS (RECEIVER LOSS OF SIGNAL) ........................................................................................................................ 17
1.4.2 AIS (ALARM INDICATION SIGNAL) ............................................................................................................................ 17
1.4.3 LCV (LINE CODE VIOLATION DETECTION) .............................................................................................................. 17
1.5 RECEIVE JITTER ATTENUATOR..................................................................................................................... 17
1.6 HDB3 DECODER ............................................................................................................................................... 17
1.7 ARAOS (AUTOMATIC RECEIVE ALL ONES).................................................................................................. 18
FIGURE 7. SIMPLIFIED BLOCK DIAGRAM OF THE ARAOS FUNCTION ................................................................................................ 18
1.8 RPOS/RNEG/RCLK ........................................................................................................................................... 18
FIGURE 8. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN ..................................................................................... 18
FIGURE 9. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN........................................................................................ 18
2.0 TRANSMIT PATH LINE INTERFACE .................................................................................................... 19
FIGURE 10. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH ................................................................................................... 19
2.1 TCLK/TPOS/TNEG DIGITAL INPUTS............................................................................................................... 19
FIGURE 11. TRANSMIT DATA SAMPLED ON FALLING EDGE OF TCLK ............................................................................................... 19
FIGURE 12. TRANSMIT DATA SAMPLED ON RISING EDGE OF TCLK ................................................................................................. 19
TABLE 2: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG ........................................................................................................... 20
2.2 HDB3 ENCODER ............................................................................................................................................... 20
TABLE 3: EXAMPLES OF HDB3 ENCODING ...................................................................................................................................... 20
2.3 TRANSMIT JITTER ATTENUATOR .................................................................................................................. 20
TABLE 4: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS .................................................................................... 20
2.4 TAOS (TRANSMIT ALL ONES)......................................................................................................................... 21
FIGURE 13. TAOS (TRANSMIT ALL ONES) ...................................................................................................................................... 21
2.5 ATAOS (AUTOMATIC TRANSMIT ALL ONES) ............................................................................................... 21
FIGURE 14. SIMPLIFIED BLOCK DIAGRAM OF THE ATAOS FUNCTION............................................................................................... 21
3.0 APPLICATIONS ..................................................................................................................................... 22
3.1 LOOPBACK DIAGNOSTICS ............................................................................................................................. 22
3.1.1 LOCAL ANALOG LOOPBACK .................................................................................................................................... 22
FIGURE 15. SIMPLIFIED BLOCK DIAGRAM OF LOCAL ANALOG LOOPBACK ......................................................................................... 22
3.1.2 REMOTE LOOPBACK .................................................................................................................................................. 22
FIGURE 16. SIMPLIFIED BLOCK DIAGRAM OF REMOTE LOOPBACK .................................................................................................... 22
3.1.3 DIGITAL LOOPBACK ................................................................................................................................................... 23
FIGURE 17. SIMPLIFIED BLOCK DIAGRAM OF DIGITAL LOOPBACK ..................................................................................................... 23
3.2 INTERFACING THE TRANSMIT SECTION OF THE XRT83L216 TO THE LINE ............................................ 23
FIGURE 18. INTERFACING THE XRT83L216 TO THE LINE FOR 75W APPLICATIONS (1 CHANNEL SHOWN) .......................................... 23
FIGURE 19. INTERFACING THE XRT83L216 TO THE LINE FOR 120 W APPLICATIONS (1CHANNEL SHOWN) ....................................... 24
相关PDF资料
PDF描述
VI-233-IU-F1 CONVERTER MOD DC/DC 24V 200W
VI-B6T-MX-B1 CONVERTER MOD DC/DC 6.5V 75W
D38999/26WA98SD CONN PLUG 3POS STRAIGHT W/SCKT
VI-231-IU-F3 CONVERTER MOD DC/DC 12V 200W
MS27468T21F39P CONN RCPT 39POS JAM NUT W/PINS
相关代理商/技术参数
参数描述
XRT83SL216IB-F 功能描述:接口 - 专用 RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59
XRT83SL28 制造商:EXAR 制造商全称:EXAR 功能描述:8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
XRT83SL28ES 功能描述:外围驱动器与原件 - PCI 8 CH E1 LIU SH RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
XRT83SL28IV 功能描述:接口 - 专用 . . RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59
XRT83SL28IV-F 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray